Electronic Components Datasheet Search
  English  ▼

X  

AM79C976 Datasheet(PDF) 210 Page - Advanced Micro Devices

Part # AM79C976
Description  PCnet-PRO??10/100 Mbps PCI Ethernet Controller
PDF  309 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79C976 Datasheet(HTML) 210 Page - Advanced Micro Devices

Back Button AM79C976 Datasheet HTML 206Page - Advanced Micro Devices AM79C976 Datasheet HTML 207Page - Advanced Micro Devices AM79C976 Datasheet HTML 208Page - Advanced Micro Devices AM79C976 Datasheet HTML 209Page - Advanced Micro Devices AM79C976 Datasheet HTML 210Page - Advanced Micro Devices AM79C976 Datasheet HTML 211Page - Advanced Micro Devices AM79C976 Datasheet HTML 212Page - Advanced Micro Devices AM79C976 Datasheet HTML 213Page - Advanced Micro Devices AM79C976 Datasheet HTML 214Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 210 / 309 page
background image
210
Am79C976
8/01/00
P R E L I M INARY
read operation of the EEPROM
through the interface. The EE-
PROM data that is fetched during
the read will be stored in the ap-
propriate internal registers on
board the Am79C976 controller.
Upon completion of the EEPROM
read operation, the Am79C976
controller will assert the PVALID
bit. EEPROM contents will be in-
directly accessible to the host
through read accesses to the Ad-
dress PROM (offsets 0h through
Fh) and through read accesses to
other EEPROM programmable
registers. Note that read access-
es from these locations will not
actually access the EEPROM it-
self, but instead will access the
Am79C976 controller’s internal
copy of the EEPROM contents.
Write accesses to these locations
may change the Am79C976 con-
troller register contents, but the
EEPROM locations will not be af-
fected. EEPROM locations may
be accessed directly through
BCR19.
At the end of the sequential read
operation, the PREAD bit will au-
tomatically be reset to a 0 by the
Am79C976
controller
and
PVALID will be set, provided that
an EEPROM existed on the inter-
face pins and that the checksum
for the EEPROM contents was
correct.
Note that when PREAD is set to a
1, then the Am79C976 controller
will no longer respond to any ac-
cesses directed toward it, until
the PREAD operation has com-
pleted
successfully.
The
Am79C976 controller will termi-
nate these accesses with the as-
sertion of DEVSEL and STOP
while TRDY is not asserted, sig-
naling to the initiator to discon-
nect and retry the access at a
later time.
If a PREAD command is given to
the Am79C976 controller but no
EEPROM is attached to the inter-
face pins, the PREAD bit will be
cleared to a 0, and the PVALID bit
will remain reset with a value of 0.
This applies to the automatic, se-
quential read of the EEPROM af-
ter H_RESET as well as to host
initiated PREAD commands. EE-
PROM programmable locations
on board the Am79C976 control-
ler will be set to their default val-
ues by such an aborted PREAD
operation. For example, if the
aborted PREAD operation imme-
diately followed the H_RESET
operation, then the final state of
the EEPROM programmable lo-
cations will be equal to the
H_RESET
programming
for
those locations.
If a PREAD command is given to
the Am79C976 controller and the
auto-detection pin (EESK/LED1/
SFBD)
indicates
that
no
EEPROM is present, then the
EEPROM read operation will still
be attempted.
Note that at the end of the
H_RESET operation, a read of
the EEPROM will be performed
automatically. This H_RESET-
generated EEPROM read func-
tion will not proceed if the auto-
detection pin (EESK/LED1) indi-
cates
that
no
EEPROM
is
present.
Read/Write accessible. PREAD
is set to 0 during H_RESET and
is unaffected by S_RESET or the
STOP bit.
13
EEDET
EEPROM Detect. This bit indi-
cates the sampled value of the
EESK/LED1 pin at the end of
H_RESET. This value indicates
whether or not an EEPROM is
present at the EEPROM inter-
face. If this bit is a 1, it indicates
that an EEPROM is present. If
this bit is a 0, it indicates that an
EEPROM is not present.
EEDET is read only; write opera-
tions have no effect. The value of
this bit is determined at the end of
the H_RESET operation. It is un-
affected by S_RESET or the
STOP bit.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com