Electronic Components Datasheet Search
  English  ▼

X  

AMD-K6 Datasheet(PDF) 269 Page - Advanced Micro Devices

Part # AMD-K6
Description  AMD-K6 Processor
PDF  346 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AMD-K6 Datasheet(HTML) 269 Page - Advanced Micro Devices

Back Button AMD-K6 Datasheet HTML 265Page - Advanced Micro Devices AMD-K6 Datasheet HTML 266Page - Advanced Micro Devices AMD-K6 Datasheet HTML 267Page - Advanced Micro Devices AMD-K6 Datasheet HTML 268Page - Advanced Micro Devices AMD-K6 Datasheet HTML 269Page - Advanced Micro Devices AMD-K6 Datasheet HTML 270Page - Advanced Micro Devices AMD-K6 Datasheet HTML 271Page - Advanced Micro Devices AMD-K6 Datasheet HTML 272Page - Advanced Micro Devices AMD-K6 Datasheet HTML 273Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 269 / 346 page
background image
Chapter 16
Signal Switching Characteristics
251
20695H/0—March 1998
AMD-K6® Processor Data Sheet
Preliminary Information
t68
HOLD Setup Time
5.0 ns
86
t69
HOLD Hold Time
1.5 ns
86
t70
IGNNE# Setup Time
5.0 ns
86
Note 1
t71
IGNNE# Hold Time
1.0 ns
86
Note 1
t72
INIT Setup Time
5.0 ns
86
Note 2
t73
INIT Hold Time
1.0 ns
86
Note 2
t74
INTR Setup Time
5.0 ns
86
Note 1
t75
INTR Hold Time
1.0 ns
86
Note 1
t76
INV Setup Time
5.0 ns
86
t77
INV Hold Time
1.0 ns
86
t78
KEN# Setup Time
5.0 ns
86
t79
KEN# Hold Time
1.0 ns
86
t80
NA# Setup Time
4.5 ns
86
t81
NA# Hold Time
1.0 ns
86
t82
NMI Setup Time
5.0 ns
86
Note 2
t83
NMI Hold Time
1.0 ns
86
Note 2
t84
SMI# Setup Time
5.0 ns
86
Note 2
t85
SMI# Hold Time
1.0 ns
86
Note 2
t86
STPCLK# Setup Time
5.0 ns
86
Note 1
t87
STPCLK# Hold Time
1.0 ns
86
Note 1
t88
WB/WT# Setup Time
4.5 ns
86
t89
WB/WT# Hold Time
1.0 ns
86
Table 52. Input Setup and Hold Timings for 60-MHz Bus Operation (continued)
Symbol
Parameter Description
Preliminary Data
Figure
Comments
Min
Max
Notes:
1. These level-sensitive signals can be asserted synchronously or asynchronously. To be sampled on a specific clock edge, setup and
hold times must be met. If asserted asynchronously, they must be asserted for a minimum pulse width of two clocks.
2. These edge-sensitive signals can be asserted synchronously or asynchronously. To be sampled on a specific clock edge, setup and
hold times must be met. If asserted asynchronously, they must have been negated at least two clocks prior to assertion and must
remain asserted at least two clocks.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com