DP83620 datasheet(80/105 Pages) TI

80 / 105 page

DP83620

SNLS339C – JANUARY 2011 – REVISED APRIL 2013

www.ti.com

Table 10-14. MII Interrupt Status and Event Control Register (MISR), address 0x12 (continued)

Bit

Bit Name

Default

Description

SPD_INT_EN

0, RW

Enable Interrupt on change of speed status.

DUP_INT_EN

0, RW

Duplex Interrupt:

Enable Interrupt on change of duplex status.

ANC_INT_EN

0, RW

Enable Interrupt on auto-negotiation complete event.

FHF_INT_EN

0, RW

FHF Interrupt:

Enable Interrupt on False Carrier Counter Register halffull event. This function is

CTR_INT_EN

selected if the PHYCR2[8:7] are both 0.

CTR Interrupt:

Enable interrupt on either Receive Error Counter Register half-full event or False

Carrier Counter Register half-full event. This function is selected if either of

PCFCR[7:6] are set.

RHF_INT_EN

0, RW

RHF Interrupt:

Enable Interrupt on Receive Error Counter Register halffull event. This function is

PCF_INT_EN

selected if the PHYCR2[8:7] are both 0.

PCF Interrupt:

Enable Interrupt on a PHY Control Frame event. This function is selected if either

of PCFCR[7:6] are set.

10.1.13 Page Select Register (PAGESEL)

This register is used to enable access to the Link Diagnostics Registers.

Table 10-15. Page Select Register (PAGESEL), address 0x13

Bit

Bit Name

Default

Description

15:3

RESERVED

0000 0000 0000 0,

RESERVED: Writes ignored, read as 0

2:0

PAGE_SEL

000, RW

Page_Sel Bits:

Selects between paged registers for address 14h to 1Fh.

0 = Extended Registers Page 0

1 = Test Registers Page 1

2 = Link Diagnostics Registers Page 2

5 = PHY Status Frame Configuration Register Page 5

10.2 EXTENDED REGISTERS - PAGE 0

10.2.1 False Carrier Sense Counter Register (FCSCR)

This counter provides information required to implement the “False Carriers” attribute within the MAU

managed object class of Clause 30 of the IEEE 802.3u specification.

Table 10-16. False Carrier Sense Counter Register (FCSCR), address 0x14

Bit

Bit Name

Default

Description

15:8

RESERVED

0000 0000, RO

RESERVED: Writes ignored, read as 0

7:0

FCSCNT[7:0]

0000 0000, RO/COR

False Carrier Event Counter:

This 8-bit counter increments on every false carrier event. This counter sticks when

it reaches its maximum count (FFh).

Submit Documentation Feedback

Product Folder Links: DP83620

DP83620 Datasheet(PDF) 80 Page - Texas Instruments

DP83620 Datasheet(HTML) 80 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL