DP83620 datasheet(85/105 Pages) TI

85 / 105 page

DP83620

www.ti.com

SNLS339C – JANUARY 2011 – REVISED APRIL 2013

10.2.6 PHY Control Register (PHYCR)

This register provides control for PHY functions such as MDIX, BIST, LED configuration, and PHY

address. It also provides Pause Negotiation status.

Table 10-21. PHY Control Register (PHYCR), address 0x19

Bit

Bit Name

Default

Description

MDIX_EN

1, RW

Auto-MDIX Enable:

1 = Enable Auto-neg Auto-MDIX capability.

0 = Disable Auto-neg Auto-MDIX capability.

FORCE_MDIX

0, RW

Force MDIX:

1 = Force MDI pairs to cross.

(Receive on TD pair, Transmit on RD pair)

0 = Normal operation.

PAUSE_RX

0, RO

Pause Receive Negotiated:

Indicates that pause receive should be enabled in the MAC. Based on ANAR[11:10]

and ANLPAR[11:10] settings.

This function shall be enabled according to IEEE 802.3 Annex 28B Table 28B-3,

“Pause Resolution”, only if the Auto-Negotiated Highest Common Denominator is a

full duplex technology.

PAUSE_TX

0, RO

Pause Transmit Negotiated:

Indicates that pause transmit should be enabled in the MAC. Based on ANAR[11:10]

and ANLPAR[11:10] settings.

This function shall be enabled according to IEEE 802.3 Annex 28B Table 28B-3,

Pause Resolution, only if the Auto-Negotiated Highest Common Denominator is a

full duplex technology.

BIST_FE

0, RW/SC

BIST Force Error:

1 = Force BIST Error.

0 = Normal operation.

This bit forces a single error, and is self clearing.

PSR_15

0, RW

BIST Sequence select:

1 = PSR15 selected.

0 = PSR9 selected.

BIST_STATUS

0, LL/RO

BIST Test Status:

1 = BIST pass.

0 = BIST fail. Latched, cleared when a BIST failure occurs or BIST is stopped.

For a count number of BIST errors, see the BIST Error Count in the CDCTRL1

BIST_START

0, RW

BIST Start:

Writes:

1 = BIST start. Writing 1 to this bit enables transmission of BIST packets and

enables the receive BIST engine to start looking for packet traffic.

0 = BIST stop. Stop the BIST. Writing 0 to this bit also clears the BIST_STATUS bit.

Reads:

1 = BIST active. This bit reads 1 after the transmit BIST engine has been enabled

and the receive BIST engine has detected packet traffic.

0 = BIST inactive. This bit will read 0 if the BIST is disabled or if the BIST is enabled

but no receive traffic has been detected.

BP_STRETCH

0, RW

Bypass LED Stretching:

This will bypass the LED stretching and the LEDs will reflect the internal value.

1 = Bypass LED stretching.

0 = Normal operation.

Submit Documentation Feedback

Product Folder Links: DP83620

DP83620 Datasheet(PDF) 85 Page - Texas Instruments

DP83620 Datasheet(HTML) 85 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL