Electronic Components Datasheet Search
  English  ▼

X  

DP83620 Datasheet(PDF) 30 Page - Texas Instruments

Click here to check the latest version.
Part # DP83620
Description  DP83620 Industrial Temperature Single Port 10/100 Mbps Ethernet Physical Layer
PDF  105 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

DP83620 Datasheet(HTML) 30 Page - Texas Instruments

Back Button DP83620 Datasheet HTML 26Page - Texas Instruments DP83620 Datasheet HTML 27Page - Texas Instruments DP83620 Datasheet HTML 28Page - Texas Instruments DP83620 Datasheet HTML 29Page - Texas Instruments DP83620 Datasheet HTML 30Page - Texas Instruments DP83620 Datasheet HTML 31Page - Texas Instruments DP83620 Datasheet HTML 32Page - Texas Instruments DP83620 Datasheet HTML 33Page - Texas Instruments DP83620 Datasheet HTML 34Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 105 page
background image
T2.32.1
TX_CLK
X1
Data
IDLE
Data
(J/K)
(TR)
T2.31.4
T2.31.1
T2.31.5
T2.31.3
T2.31.2
T2.31.2
PMD Input
Pair
X1
CRS/CSR_DV
RX_DV
RXD[3:0]
RX_ER
DP83620
SNLS339C – JANUARY 2011 – REVISED APRIL 2013
www.ti.com
4.35 AC Specifications — Single Clock MII (SCMII) Receive Timing
Parameter
Description
Notes
Min
Typ
Max
Units
T2.31.1
X1 Clock Period
25 MHz Reference Clock
40
ns
T2.31.2
RXD[3:0], RX_DV and RX_ER output
From X1 rising edge
2
18
ns
delay(1)
T2.31.3
100BASE-TX mode
19
CRS ON delay(2)(3)
bits
100BASE-FX mode
9
T2.31.4
100BASE-TX mode
26
CRS OFF delay(2)(4)
bits
100BASE-FX mode
16
T2.31.5
100BASE-TX mode
56
RXD[3:0] and RX_ER latency(5)
bits
100BASE-FX mode
46
(1)
Output delays assume a 25 pF load.
(2)
CRS is asserted and de-asserted asynchronously relative to the reference clock.
(3)
CRS ON delay is measured from the first bit of the JK symbol on the PMD Input Pair to assertion of CRS_DV.
(4)
CRS OFF delay is measured from the first bit of the TR symbol on the PMD Input Pair to de-assertion of CRS_DV.
(5)
Receive Latency is measured from the first bit of the symbol pair on the PMD Input Pair. Typical values are with the Elasticity Buffer set
to the default value (01).
4.36 AC Specifications — 100 Mb/s X1 to TX_CLK Timing
Parameter
Description
Notes
Min
Typ
Max
Units
T2.32.1
X1 to TX_CLK delay(1)
100 Mb/s Normal mode
0
5
ns
(1)
X1 to TX_CLK timing is provided to support devices that use X1 instead of TX_CLK as the reference for transmit MII data.
30
Electrical Specifications
Copyright © 2011–2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: DP83620



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com