ICS1531 datasheet(28/76 Pages) ICST

28 / 76 page

ICS1531 Rev N 12/1/99

December, 1999

Chapter 6

ICS1531 Data Sheet - Preliminary

6.5

The tables in this section specify for each register bit the reset value, if one exists. After a reset, the

ICS1531 sets all register bits to their default values.

Note:

For the reserved bits, see Section 6.1, “Reserved Bits”.

For Register Set conventions, see Section 6.2, “Register Set Conventions”.

For acronyms used in this table, see Section 6.3, “Register Set Abbreviations and Acronyms”.

6.5.1

The Input Control Register is used to select inputs that control the pixel PLL Phase/Frequency Detector.

Table 6-3.

Input Control Register

Bit

Bit Name

Bit Definition

Ac-

cess

Spec.

Func.

Re-

set

00:7-

00:6

HSYNC_Sel [1-0] Horizontal Sync Select [1-0].

These multiplexed bits select one of possible four Schmitt

triggers that connect to the input HSYNC pin.

• 0 = Schmitt trigger 0

• 1 = Schmitt trigger 1

• 2 = Schmitt trigger 2. (Recommended setting.)

• 3 = Schmitt trigger 3

––

00:5

In_Sel

Input Select.

This bit selects an input to the Phase/Frequency Detector.

• 0 = The input is HSYNC.

• 1 = The input is OSC (default).

––

00:4

Fdbk Div Load

Feedback Divider Load Control.

This bit selects a load for the internal feedback divider.

• 0 = The load is on the pixel PLL reset.

• 1 = The load is on the next scan line.

R/W

–

00:3

Fdbk_Pol

Feedback Polarity.

This bit selects the polarity of the feedback signal to the

Phase/ Frequency Detector.

• 0 = The polarity is positive edge.

• 1 = The polarity is negative edge.

R/W

–

00:2

Ref_Pol

(External) Reference Polarity.

This bit selects the polarity of REF, the reference signal

provided by the input HSYNC to the Phase/Frequency

Detector.

• 0 = The polarity is positive edge.

• 1 = The polarity is negative edge.

R/W

–

00:1

PD_Pol

Phase/(Frequency) Detector Polarity.

This bit selects the polarity of the PDEN signal to the

Phase/Frequency Detector.

• 0 = The signal from the PDEN pin is active high.

• 1 = The signal from the PDEN pin is active low.

Note:

This bit is disabled when Reg 00:0 = 1.

R/W

–

ICS1531 Datasheet(PDF) 28 Page - Integrated Circuit Systems

ICS1531 Datasheet(HTML) 28 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

Datasheet Download

Link URL