ICS1531 datasheet(64/76 Pages) ICST

64 / 76 page

ICS1531 Rev N 12/1/99

December, 1999

Chapter 10

Timing Diagrams

ICS1531 Data Sheet - Preliminary

10.1.2

Transfer of Data Bytes

Table 10-1 lists significant time periods for signals on SDA and SCL pins during the transfer of data bytes.

Figure 10-2 shows how bits are transferred on an industry-standard 2-wire serial bus.

• For start and stop conditions, see Section 10.1.1, “Start and Stop Conditions”.

• When there is a transfer of valid data (t1), the bits that transfer are Bits 7 through 0.

– These first 8 bits are either data or address bits that are output sequentially.

– Bit 7, the most-significant bit of these 8 bits, is output first.

– Bit 0, the least-significant bit of these 8 bits, is output last.

• After each bit transfer, a change of data occurs (t2).

• For details on the ACK signal, see Chapter 10.1.3, “Acknowledge Conditions”.

Figure 10-2.

Byte Transfer on Industry-Standard 2-Wire Serial Bus

Table 10-1.

ICS1531 Byte Transfer

Time Period

Parameter

Conditions

Min.

Typ.

Max.

Units

Data Held Valid

–

2.5

–10

µs

Change of Data Allowed

–

2.5

–10

µs

Bit 7

(MSB)

Bit 6

Bit 1

ACK

Bit 0

(LSB)

Clock from

Master Device

Data Signal

ICS1531 Datasheet(PDF) 64 Page - Integrated Circuit Systems

ICS1531 Datasheet(HTML) 64 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

Datasheet Download

Link URL