ICS1531 datasheet(40/76 Pages) ICST

40 / 76 page

ICS1531 Rev N 12/1/99

December, 1999

Chapter 6

ICS1531 Data Sheet - Preliminary

6.5.21

The PNLCLK-SSOE (PNLCLK Spread-Spectrum Output Enable) Register is used to control the gain of the

PNLCLK PFD and spread spectrum. (To select values, see Section 7.3, “Programming Spread Spectrum”.)

Table 6-21.

PNLCLK-SSOE Register

Bit

Bit Name

Bit Definition

Ac-

cess

Spec.

Func.

Re-

set

24:7-

24:6

PNLCLK_SS

[1-0]

PNLCLK Spread-Spectrum (Gain Select) [1-0].

These bits determine the PNLCLK spread-spectrum gain.

• 0 = The gain is 1.

• 1 = The gain is 2.

• 2 = The gain is 4.

• 3 = The gain is 8.

R/W

D-PK

24:5

Reserved

Reserved.

• See Section 6.1, “Reserved Bits”.

• This bit can be programmed to ‘0’.

––

24:4-

24:2

PNLCLK_PFD

[2-0]

PNLCLK Phase/Frequency Detector (Gain Select) [2-0].

These bits determine the PNLCLK Phase/Frequency

Detector gain.

• 0 = The gain is 1.

• 1 = The gain is 2.

• 2 = The gain is 4.

• 3 = The gain is 8.

• 4 = The gain is 16, and so forth.

R/W

D-PK

24:1-

24:0

PNLCLK_OSD

[1-0]

PNLCLK Output Scaler Divider (Value) [1-0].

These bits determine the value for dividing the PNLCLK

output scaler as follows:

• 0 = Division is by 1.

• 1 = Division is by 2.

• 2 = Division is by 4.

• 3 = Division is by 8.

R/W

D-PK

ICS1531 Datasheet(PDF) 40 Page - Integrated Circuit Systems

ICS1531 Datasheet(HTML) 40 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

Datasheet Download

Link URL