ICS1531 datasheet(38/76 Pages) ICST

38 / 76 page

ICS1531 Rev N 12/1/99

December, 1999

Chapter 6

ICS1531 Data Sheet - Preliminary

6.5.17

The PNLCLK-M Register is used to divide the reference frequency provided to the PNLCLK PLL. The ‘M’

value is used to determine the output frequency of the PLL as specified in the equation given in Section

6.5.18, “Register 21h: PNLCLK-N”.

6.5.18

The PNLCLK-N Register is used to determine the output frequency of the PNLCLK.

To determine the PNLCLK frequency (which is in units of MHz), use the following equation:

FPNLCLK =

Table 6-17.

PNLCLK-M Register

Bit

Bit Name

Bit Definition

Ac-

cess

Spec.

Func.

Re-

set

20:7-

20:0

PNLCLK_M [7-0]

PNLCLK_M (Reference Divider) [7-0].

• This register includes bits for the PNLCLK Reference

Divider.

• The value in this register is used as the variable ‘M’ in the

frequency equation given in Section 6.5.18, “Register

21h: PNLCLK-N”.

R/W

D-PK

Table 6-18.

PNLCLK-N Register

Bit

Bit Name

Bit Definition

Ac-

cess

Spec.

Func.

Re-

set

21:7-

21:0

PNLCLK_N [7-0]

PNLCLK_N (Feedback Divider) [7-0].

• This register includes bits for the PNLCLK Feedback

Divider.

• The value in this register is used as the variable ‘N’ in the

frequency equation for the PNLCLK.

R/W

D-PK

OSC

× (N + 8)

(M + 2)

ICS1531 Datasheet(PDF) 38 Page - Integrated Circuit Systems

ICS1531 Datasheet(HTML) 38 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

Datasheet Download

Link URL