Electronic Components Datasheet Search
  English  ▼

X  

UM0434 Datasheet(PDF) 173 Page - STMicroelectronics

Part # UM0434
Description  The primary objective of this user?셲 manual is to describe
PDF  390 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UM0434 Datasheet(HTML) 173 Page - STMicroelectronics

Back Button UM0434 Datasheet HTML 169Page - STMicroelectronics UM0434 Datasheet HTML 170Page - STMicroelectronics UM0434 Datasheet HTML 171Page - STMicroelectronics UM0434 Datasheet HTML 172Page - STMicroelectronics UM0434 Datasheet HTML 173Page - STMicroelectronics UM0434 Datasheet HTML 174Page - STMicroelectronics UM0434 Datasheet HTML 175Page - STMicroelectronics UM0434 Datasheet HTML 176Page - STMicroelectronics UM0434 Datasheet HTML 177Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 173 / 390 page
background image
Interrupts and exceptions
UM0434
174/391
place of the value in IVOR4 when an external input interrupt request is not autovectored
(
p_avec_b negated when p_extint_b asserted).
6.6.6
Alignment interrupt (IVOR5)
The e200z3 implements the alignment interrupt as defined by Book E. An alignment
exception is generated when any of the following occurs:
●
The operand of lmw or stmw is not word-aligned.
●
The operand of lwarx or stwcx. is not word-aligned.
●
Execution of dcbz is attempted
●
Execution is attempted of an SPE APU load or store instruction that is not properly
aligned.
Table 131 lists register settings when an alignment interrupt is taken.
6.6.7
Program interrupt (IVOR6)
The e200z3 implements the program interrupt as defined by Book E. A program interrupt
occurs when no higher priority exception exists and one or more of the following exception
conditions defined in Book E occur:
●
Illegal instruction exception
●
Privileged instruction exception
●
Trap exception
●
Unimplemented operation exception
The e200z3 invokes an illegal instruction program exception on attempted execution of the
following instructions:
●
Instruction from the illegal instruction class
●
mtspr and mfspr instructions that specify an undefined SPR
●
mtdcr and mfdcr instructions that specify an undefined DCR
Table 131.
Alignment interrupt register settings
Register
Setting description
SRR0
Set to the effective address of the excepting load/store instruction.
SRR1
Set to the contents of the MSR at the time of the interrupt
MSR
UCLE
0
SPE
0
WE
0
CE
—
EE
0
PR
0
FP
0
ME
—
FE0
0
DE
—
FE1
0
IS
0
DS
0
ESR
[ST], [VLEMI
]. All other bits cleared.
MCSR
Unchanged
DEAR
Set to the effective address of a byte of the load or store whose access caused the
violation.
Vector
IVPR[32–47] || IVOR5[48–59] || 0b0000



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com