AM3874 datasheet(192/361 Pages) TI

192 / 361 page

AUXOSC_MXI/

AUX_CLKIN

AUXOSC_MXO

VSSA_AUXOSC

DEVOSC_MXI/

DEV_CLKIN

DEVOSC_MXO

VSSA_DEVOSC

AM3874, AM3871

SPRS695C – SEPTEMBER 2011 – REVISED DECEMBER 2013

www.ti.com

7.4.1.2

Using a 1.8V LVCMOS-Compatible Clock Input

A 1.8-V LVCMOS-Compatible Clock Input can be used instead of the internal oscillators as the DEV and

AUX clock inputs to the system. The external connections to support this are shown in Figure 7-9 and

Figure 7-10. The DEV_CLKIN and AUX_CLKIN pins are connected to the 1.8-V LVCMOS-Compatible

clock sources. The DEV_MXO and AUX_MXO pins are left unconnected. The VSSA_DEVOSC and

VSSA_AUXOSC pins are connected to board ground (VSS).

Figure 7-9. 1.8-V LVCMOS-Compatible Clock Input (DEV_OSC)

Figure 7-10. 1.8-V LVCMOS-Compatible Clock Input (AUX_OSC)

The clock source must meet the DEVOSC_MXI/DEV_CLKIN timing requirements shown in Table 7-15,

Timing Requirements for DEVOSC_MXI/DEV_CLKIN.

The clock source must meet the AUXOSC_MXI/AUX_CLKIN timing requirements shown in Table 7-16,

Timing Requirements for AUXOSC_MXI/AUX_CLKIN.

7.4.2

SERDES_CLKN/P Input Clock

A high-quality, low-jitter differential clock source is required for the PCIE PHY and is an optional clock

source for the SATA PHY. The clock is required to be AC coupled to the SERDES_CLKP and

SERDES_CLKN device pins according to the specifications in Table 7-13. Both the clock source and the

coupling capacitors should be placed physically as close to the processor as possible. In addition, make

sure to follow any PCB routing and termination recommendations that the clock source manufacturer

recommends.

Table 7-13. SERDES_CLKN/P AC Coupling Capacitors Recommendations

PARAMETER

MIN

TYP

MAX

UNIT

SERDES_CLKN/P AC coupling capacitor value

0.24

0.27

1.0

192

Power, Reset, Clocking, and Interrupts

Submit Documentation Feedback

Product Folder Links: AM3874 AM3871

AM3874 Datasheet(PDF) 192 Page - Texas Instruments

AM3874 Datasheet(HTML) 192 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL