 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AM3874 Datasheet(PDF) 266 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
AM3874 Datasheet(HTML) 266 Page - Texas Instruments |
|
|
266 / 361 page  AM3874, AM3871 SPRS695C – SEPTEMBER 2011 – REVISED DECEMBER 2013 www.ti.com For additional Video DAC Design guidelines, see the High Definition Video Processing Subsystem chapter of the AM387x Sitara™ ARM Processors Technical Reference Manual (Literature Number: SPRUGZ7). Table 8-44. Static and Dynamic DAC Specifications VDAC STATIC SPECIFICATIONS PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Reference Current Setting Resistor Normal Mode 4653 4700 4747 Ω (RSET) TVOUT Bypass Mode 9900 10000 10100 Ω Output resistor between TV_OUTx Normal Mode 2673 2700 2727 Ω and TV_VFBx pins (ROUT) TVOUT Bypass Mode N/A Load Resistor (RLOAD) Normal Mode 75- Ω Inside the Display TVOUT Bypass Mode 1485 1500 1515 Ω AC-Coupling Capacitor (Optional) Normal Mode 220 uF [CAC] TVOUT Bypass Mode See External Amplifier Specification Total Capacitance from TV_OUTx Normal Mode 300 pF to VSSA_VDAC_1P8 TVOUT Bypass Mode N/A Resolution 10 Bits Integral Non-Linearity (INL), Best Normal Mode -4 4 LSB Fit TVOUT Bypass Mode -1 1 LSB Differential Non-Linearity (DNL) Normal Mode -2.5 2.5 LSB TVOUT Bypass Mode -1 1 LSB Full-Scale Output Voltage Normal Mode (RLOAD = 75 Ω) 1.3 V TVOUT Bypass Mode (RLOAD = 0.7 V 1.5 k Ω) Full-Scale Output Current Normal Mode N/A TVOUT Bypass Mode 470 uA Gain Error Normal Mode (Composite) and -10 10 %FS TVOUT Bypass Mode Normal Mode (S-Video) -20 20 %FS Gain Mismatch (Luma-to-Chroma) Normal Mode (Composite) N/A Normal Mode (S-Video) -10 10 % Output Impedance Looking into TV_OUTx nodes 75 Ω VDAC DYNAMIC SPECIFICATIONS PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Output Update Rate (FCLK) 54 60 MHz Signal Bandwidth 3 dB 6 MHz Spurious-Free Dynamic Range FCLK = 54 MHz, FOUT = 1 MHz 50 dBc (SFDR) within bandwidth Signal-to-Noise Ration (SNR) FCLK = 54 MHz, FOUT = 1 MHz 54 dB Normal Mode, 100 mVpp @ 6 6 MHz on VDDA_VDAC_1P8 Power Supply Rejection (PSR) dB TVOUT Bypass Mode, 100 mVpp @ 6 MHz on 20 VDDA_VDAC_1P8 266 Peripheral Information and Timings Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: AM3874 AM3871 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
