Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

PEB2256HT Datasheet(PDF) 342 Page - Infineon Technologies AG

Part # PEB2256HT
Description  E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
PDF  490 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEB2256HT Datasheet(HTML) 342 Page - Infineon Technologies AG

Back Button PEB2256HT Datasheet HTML 338Page - Infineon Technologies AG PEB2256HT Datasheet HTML 339Page - Infineon Technologies AG PEB2256HT Datasheet HTML 340Page - Infineon Technologies AG PEB2256HT Datasheet HTML 341Page - Infineon Technologies AG PEB2256HT Datasheet HTML 342Page - Infineon Technologies AG PEB2256HT Datasheet HTML 343Page - Infineon Technologies AG PEB2256HT Datasheet HTML 344Page - Infineon Technologies AG PEB2256HT Datasheet HTML 345Page - Infineon Technologies AG PEB2256HT Datasheet HTML 346Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 342 / 490 page
background image
FALC56 V1.2
PEB 2256
T1/J1 Registers
Data Sheet
342
2002-08-27
Receive Time Slot Register 1 to 4 (Read/Write)
Value after reset: 00
H, 00H, 00H, 00H
TS(31:0)
Time Slot Register
These bits define the received time slots on the system highway port
RDO to be extracted. Additionally these registers control the RSIGM
marker which can be forced high during the corresponding time slots
independently of bit CCR1.EITS.
A one in the RTR(4:1) bits samples the corresponding time slot in the
RFIFO of the signaling controller, if bit CCR1.EITS is set.
Assignments:
SIC2.SSC2 = 0: (32 time slots/frame)
TS0
→ time slot 0,TS31 → time slot 31
SIC2.SSC2 = 1: (24 time slots/frame)
TS0
→ time slot 0,TS23 → time slot 23
0 =
The corresponding time slot is not extracted and stored in the
RFIFO.
1 =
The contents of the selected time slot is stored in the RFIFO.
Although the idle time slots can be selected. This function is
only active, if bits CCR1.EITS is set.
The corresponding time slot is forced high on pin RSIGM.
70
RTR1
TS0
TS1
TS2
TS3
TS4
TS5
TS6
TS7
(0C)
RTR2
TS8
TS9
TS10
TS11
TS12
TS13
TS14
TS15
(0D)
RTR3
TS16
TS17
TS18
TS19
TS20
TS21
TS22
TS23
(0E)
RTR4
TS24
TS25
TS26
TS27
TS28
TS29
TS30
TS31
(0F)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com