| Electronic Components Datasheet Search |
|
PEB2256HT Datasheet(PDF) 341 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
PEB2256HT Datasheet(HTML) 341 Page - Infineon Technologies AG |
|
341 / 490 page ![]() FALC56 V1.2 PEB 2256 T1/J1 Registers Data Sheet 341 2002-08-27 Common Configuration Register 2 (Read/Write) Value after reset: 00 H Unused bits have to be cleared. RADD Receive Address Pushed to RFIFO - HDLC Channel 1 If this bit is set, the received HDLC address information (1 or 2 bytes, depending on the address mode selected by MODE.MDS0) is pushed to RFIFO. This function is applicable in non-auto mode and transparent mode 1. RADD must be set, if SS7 mode is selected. RBFE Receive BOM Filter Enable - HDLC Channel 1 Setting this bit the bit oriented message (BOM) receiver only accepts BOM frames after detecting 7 out of 10 equal BOM pattern. The BOM pattern is stored in the RFIFO adding a receive status byte marking a BOM frame (RSIS.HFR) and an interrupt ISR0.RME is generated. The current state of the BOM receiver is indicated in register SIS.IVB. When the valid BOM pattern disappears an interrupt ISR0.BIV is generated. RCRC Receive CRC on/off - HDLC Channel 1 Only applicable in non-auto mode. If this bit is set, the received CRC checksum is written to RFIFO (CRC-ITU-T: 2 bytes). The checksum, consisting of the 2 last bytes in the received frame, is followed in the RFIFO by the status information byte (contents of register RSIS). The received CRC checksum is additionally checked for correctness. If non-auto mode is selected, the limits for “valid frame” check are modified (refer to RSIS.VFR). XCRC Transmit CRC on/off - HDLC Channel 1 If this bit is set, the CRC checksum is not generated internally. It has to be written as the last two bytes in the transmit FIFO (XFIFO). The transmitted frame is closed automatically with a closing flag. Note: The FALC56 does not check whether the length of the frame, i.e., the number of bytes to be transmitted, makes sense or not. 70 CCR2 RADD RBFE RCRC XCRC (0A) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |