Electronic Components Datasheet Search
  English  ▼

X  

PEB2256HT Datasheet(PDF) 369 Page - Infineon Technologies AG

Part # PEB2256HT
Description  E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
PDF  490 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEB2256HT Datasheet(HTML) 369 Page - Infineon Technologies AG

Back Button PEB2256HT Datasheet HTML 365Page - Infineon Technologies AG PEB2256HT Datasheet HTML 366Page - Infineon Technologies AG PEB2256HT Datasheet HTML 367Page - Infineon Technologies AG PEB2256HT Datasheet HTML 368Page - Infineon Technologies AG PEB2256HT Datasheet HTML 369Page - Infineon Technologies AG PEB2256HT Datasheet HTML 370Page - Infineon Technologies AG PEB2256HT Datasheet HTML 371Page - Infineon Technologies AG PEB2256HT Datasheet HTML 372Page - Infineon Technologies AG PEB2256HT Datasheet HTML 373Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 369 / 490 page
background image
FALC56 V1.2
PEB 2256
T1/J1 Registers
Data Sheet
369
2002-08-27
Line Interface Mode 2 (Read/Write)
Value after reset: 20H
LBO(2:1)
Line Build-Out
In long-haul applications LIM0.EQON = 1 a transmit filter can be
optionally placed on the transmit path to attenuate the data on pins
XL1/2. Selecting the transmitter attenuation is possible in steps of
7.5 dB at 772kHz which is according to FCC68 and ANSI T1.403.
To meet the line build-out defined by ANSI T1.403 registers XPM(2:0)
should be programmed as follows:
00 =
0 dB
01 =
7.5 dB
→XPM(2:0) = 20
H, 02H, 51H
10 =
-15 dB
→XPM(2:0) = 20
H, 01H, 51H
11 =
-22.5 dB
→XPM(2:0) = 20
H, 01H, 50H
SLT(1:0)
Receive Slicer Threshold
00 = The receive slicer generates a mark (digital one) if the voltage
at RL1/2 exceeds 55% of the peak amplitude.
01 = The receive slicer generates a mark (digital one) if the voltage
at RL1/2 exceeds 67% of the peak amplitude (may be used in
some T1/J1 applications).
10 = The receive slicer generates a mark (digital one) if the voltage
at RL1/2 exceeds 50% of the peak amplitude (default,
recommended in T1/J1 mode).
11 = The receive slicer generates a mark (digital one) if the voltage
at RL1/2 exceeds 45% of the peak amplitude.
SCF
Select Corner Frequency of DCO-R
Setting this bit reduces the corner frequency of the DCO-R circuit by
the factor of ten to 0.6 Hz.
Note: Reducing the corner frequency of the DCO-R circuitry
increases the synchronization time before the frequencies are
synchronized.
70
LIM2
LBO2
LBO1
SLT1
SLT0
SCF
ELT
LOS1
(3A)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com