Electronic Components Datasheet Search
  English  ▼

X  

PEB2256HT Datasheet(PDF) 370 Page - Infineon Technologies AG

Part # PEB2256HT
Description  E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
PDF  490 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEB2256HT Datasheet(HTML) 370 Page - Infineon Technologies AG

Back Button PEB2256HT Datasheet HTML 366Page - Infineon Technologies AG PEB2256HT Datasheet HTML 367Page - Infineon Technologies AG PEB2256HT Datasheet HTML 368Page - Infineon Technologies AG PEB2256HT Datasheet HTML 369Page - Infineon Technologies AG PEB2256HT Datasheet HTML 370Page - Infineon Technologies AG PEB2256HT Datasheet HTML 371Page - Infineon Technologies AG PEB2256HT Datasheet HTML 372Page - Infineon Technologies AG PEB2256HT Datasheet HTML 373Page - Infineon Technologies AG PEB2256HT Datasheet HTML 374Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 370 / 490 page
background image
FALC56 V1.2
PEB 2256
T1/J1 Registers
Data Sheet
370
2002-08-27
ELT
Enable Loop-Timed
0 =
Normal operation
1 =
Transmit clock is generated from the clock supplied by MCLK
which is synchronized to the extracted receive route clock. In
this configuration the transmit elastic buffer has to be enabled.
Refer to register FMR5.XTM. For correct operation of loop
timed the remote loop (bit LIM1.RL = 0) must be inactive and bit
CMR1.DXSS must be cleared.
LOS1
Loss-of-Signal Recovery condition
0 =
The LOS alarm is cleared if the predefined pulse-density
(register PCR) is detected during the time interval which is
defined by register PCD.
1 =
Additionally to the recovery condition described above a LOS
alarm is only cleared if the pulse-density is fulfilled and no more
than 15 contiguous zeros are detected during the recovery
interval (according to GR-499-CORE).
Loop Code Register 1 (Read/Write)
Value after reset: 00
H
EPRM
Enable Pseudo-Random Binary Sequence Monitor
0 =
Pseudo-random binary sequence (PRBS) monitor is disabled.
1 =
PRBS is enabled. Setting this bit enables incrementing the bit
error counter BEC with each detected PRBS bit error. With any
change of state of the PRBS internal synchronization status an
interrupt ISR3.LLBSC is generated. The current status of the
PRBS synchronizer is indicated by bit FRS1.LLBAD.
XPRBS
Transmit Pseudo-Random Binary Sequence
A one in this bit position enables transmission of a pseudo-random
binary sequence to the remote end. Depending on bit LLBP the PRBS
is generated according to 2
15 -1 or 220-1 (ITU-T O. 151).
70
LCR1
EPRM
XPRBS
LDC1
LDC0
LAC1
LAC0
FLLB
LLBP
(3B)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com