PEB2256HT datasheet(372/490 Pages) INFINEON

372 / 490 page

FALC56 V1.2

PEB 2256

T1/J1 Registers

Data Sheet

372

2002-08-27

Loop Code Register 2 (Read/Write)

Value after reset: 00

LDC(7:0)

Line Loop-Back Deactivate Code

enabled

bit

FMR5.XLD = 1

the

LLB

deactivate

code

automatically repeats until the LLB generator is stopped. Transmit

data is overwritten by the LLB code. LDC0 is transmitted last. For

correct operations bit LCR1.XPRBS has to cleared.

If LCR2 is changed while the previous deactivate code has been

detected and is still received, bit FRS1.LLBDD will stay active until the

incoming

signal

changes

receiver

reset

initiated

(CMDR.RRES = 1).

Loop Code Register 3 (Read/Write)

Value after reset: 00

LAC(7:0)

Line Loop-Back Activate Code

If enabled by bit FMR5.XLU = 1 the LLB activate code automatically

repeats until the LLB generator is stopped. Transmit data is

overwritten by the LLB code. LAC0 is transmitted last. For correct

operations bit LCR1.XPRBS has to cleared.

If LCR3 is changed while the previous activate code has been

detected and is still received, bit FRS1.LLBAD will stay active until the

incoming

signal

changes

receiver

reset

initiated

(CMDR.RRES = 1).

LCR2

LDC7

LDC0

(3C)

LCR3

LAC7

LAC0

(3D)

PEB2256HT Datasheet(PDF) 372 Page - Infineon Technologies AG

PEB2256HT Datasheet(HTML) 372 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL