PEB2256HT datasheet(376/490 Pages) INFINEON

376 / 490 page

FALC56 V1.2

PEB 2256

T1/J1 Registers

Data Sheet

376

2002-08-27

100 =

Data active in channel phase 5, valid if data rate is 16 or

12 Mbit/s

101 =

Data active in channel phase 6, valid if data rate is 16 or

12 Mbit/s

110 =

Data active in channel phase 7, valid if data rate is 16 or

12 Mbit/s

111 =

Data active in channel phase 8, valid if data rate is 16 or

12 Mbit/s

System Interface Control 3(Read/Write)

Value after reset: 00H

CMI

Select CMI Precoding

Only valid if CMI code (FMR0.XC(1:0) = 01) is selected. This bit

defines

the CMI precoding and influences transmit and receive data.

0 =

CMI with B8ZS precoding

1 =

CMI without B8ZS precoding

Note:Before local loop is closed, B8ZS precoding has to be switched

off.

RESX

Rising Edge Synchronous Pulse Transmit

Depending on this bit all transmit system interface data and marker

are clocked or sampled with the selected active edge.

CMR2.IXSC = 0:

latched with the first falling edge of the selected PCM highway

clock.

latched with the first rising edge of the selected PCM highway

clock.

CMR2.IXSC = 1:

value of RESX bit has no impact on the selected edge of the PCM

highway clock but value of RESR bit is used as RESX.

Example: If RESR = 0, the rising edge of PCM highway clock is the

selected one for sampling data on XDI and vice versa.

SIC3

CMI

RESX

RESR

TTRF

DAF

(40)

PEB2256HT Datasheet(PDF) 376 Page - Infineon Technologies AG

PEB2256HT Datasheet(HTML) 376 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL