Electronic Components Datasheet Search
  English  ▼

X  

PEB2256HT Datasheet(PDF) 378 Page - Infineon Technologies AG

Part # PEB2256HT
Description  E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
PDF  490 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEB2256HT Datasheet(HTML) 378 Page - Infineon Technologies AG

Back Button PEB2256HT Datasheet HTML 374Page - Infineon Technologies AG PEB2256HT Datasheet HTML 375Page - Infineon Technologies AG PEB2256HT Datasheet HTML 376Page - Infineon Technologies AG PEB2256HT Datasheet HTML 377Page - Infineon Technologies AG PEB2256HT Datasheet HTML 378Page - Infineon Technologies AG PEB2256HT Datasheet HTML 379Page - Infineon Technologies AG PEB2256HT Datasheet HTML 380Page - Infineon Technologies AG PEB2256HT Datasheet HTML 381Page - Infineon Technologies AG PEB2256HT Datasheet HTML 382Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 378 / 490 page
background image
FALC56 V1.2
PEB 2256
T1/J1 Registers
Data Sheet
378
2002-08-27
Clock Mode Register 1 (Read/Write)
Value after reset: 00H
RS(1:0)
Select RCLK Source
These bits select the source of RCLK.
00 = Clock recovered from the line through the DPLL drives RCLK
01 = Clock recovered from the line through the DPLL drives RCLK
and in case of an active LOS alarm RCLK pin is set high.
10 = Clock recovered from the line is de-jittered by DCO-R to drive a
2.048 MHz (SIC2.SSC2 = 0) or 1.544 MHz (SIC2.SSC2 = 1)
clock on RCLK.
11 = Clock recovered from the line is de-jittered by DCO-R to drive a
8.192 MHz (SIC2.SSC2 = 0) or 6.176 MHz (SIC2.SSC2 = 1)
clock on RCLK.
DCS
Disable Clock-Switching
In Slave mode (LIM0.MAS = 0) the DCO-R is synchronized on the
recovered route clock. In case of LOS the DCO-R switches
automatically to the clock sourced by port SYNC. Setting this bit
automatic switching from RCLK to SYNC is disabled.
STF
Select TCLK Frequency
Only applicable if the pin function TCLK port XP(A to D) is selected by
PC(4:1).XPC(3:0) = 0011
B.
Data on XL1/2, XDOP/N, XOID are
clocked with TCLK.
0 =
1.544 MHz
1 =
6.176 MHz
DXJA
Disable Internal Transmit Jitter Attenuation
Setting this bit disables the transmit jitter attenuation. Reading the
data out of the transmit elastic buffer and transmitting on XL1/2
(XDOP/N/XOID) is done with the clock provided on pin TCLK. In
transmit elastic buffer bypass mode the transmit clock is taken from
SCLKX, independent of this bit.
70
CMR1
RS1
RS0
DCS
STF
DXJA
DXSS
(44)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com