Electronic Components Datasheet Search
  English  ▼

X  

PEB2256HT Datasheet(PDF) 259 Page - Infineon Technologies AG

Part # PEB2256HT
Description  E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
PDF  490 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEB2256HT Datasheet(HTML) 259 Page - Infineon Technologies AG

Back Button PEB2256HT Datasheet HTML 255Page - Infineon Technologies AG PEB2256HT Datasheet HTML 256Page - Infineon Technologies AG PEB2256HT Datasheet HTML 257Page - Infineon Technologies AG PEB2256HT Datasheet HTML 258Page - Infineon Technologies AG PEB2256HT Datasheet HTML 259Page - Infineon Technologies AG PEB2256HT Datasheet HTML 260Page - Infineon Technologies AG PEB2256HT Datasheet HTML 261Page - Infineon Technologies AG PEB2256HT Datasheet HTML 262Page - Infineon Technologies AG PEB2256HT Datasheet HTML 263Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 259 / 490 page
background image
FALC56 V1.2
PEB 2256
E1 Registers
Data Sheet
259
2002-08-27
DXSS
DCO-X Synchronization Clock Source
0 =
The DCO-X circuitry synchronizes to the internal reference
clock which is sourced by SCLKX/R or RCLK. Since there are
many reference clock opportunities the following internal
prioritizing in descending order from left to right is realized:
LIM1.RL > CMR1.DXSS > LIM2.ELT > current working clock of
transmit system interface.
If one of these bits is set the corresponding reference clock is
taken.
1 =
DCO-X synchronizes to an external reference clock provided
on pin XP(A to D) pin function TCLK, if no remote loop is active.
TCLK is selected by PC(4:1).XPC(3:0) = 0011
B.
Clock Mode Register 2 (Read/Write)
Value after reset: 00H
DCOXC
DCO-X Center-Frequency Enable
0 =
The center function of the DCO-X circuitry is disabled.
1 =
The center function of the DCO-X circuitry is enabled.
DCO-X centers to 2.048 MHz related to the master clock
reference (MCLK), if reference clock (e.g. SCLKX) is missing.
DCF
DCO-R Center- Frequency Disabled
0 =
The DCO-R circuitry is frequency centered
- in master mode if no 2.048 MHz reference clock on pin SYNC
is provided or
- in slave mode if a loss-of-signal occurs in combination with no
2.048 MHz clock on pin SYNC or
- a gapped clock is provided on pin RCLKI and this clock is
inactive or stopped.
1 =
The center function of the DCO-R circuitry is disabled. The
generated clock (DCO-R) is frequency frozen in that moment
when no clock is available on pin SYNC or pin RCLKI. The
DCO-R circuitry starts synchronization as soon as a clock
appears on pins SYNC or RCLKI.
70
CMR2
DCOXC
DCF
IRSP
IRSC
IXSP
IXSC
(45)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com