Electronic Components Datasheet Search
  English  ▼

X  

PM6344 Datasheet(PDF) 120 Page - PMC-Sierra, Inc

Part # PM6344
Description  QUADRUPLE E1 FRAMER
PDF  256 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM6344 Datasheet(HTML) 120 Page - PMC-Sierra, Inc

Back Button PM6344 Datasheet HTML 116Page - PMC-Sierra, Inc PM6344 Datasheet HTML 117Page - PMC-Sierra, Inc PM6344 Datasheet HTML 118Page - PMC-Sierra, Inc PM6344 Datasheet HTML 119Page - PMC-Sierra, Inc PM6344 Datasheet HTML 120Page - PMC-Sierra, Inc PM6344 Datasheet HTML 121Page - PMC-Sierra, Inc PM6344 Datasheet HTML 122Page - PMC-Sierra, Inc PM6344 Datasheet HTML 123Page - PMC-Sierra, Inc PM6344 Datasheet HTML 124Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 120 / 256 page
background image
STANDARD PRODUCT
PMC-Sierra, Inc.
PM6344 EQUAD
PMC-951013
ISSUE 5
QUADRUPLE E1 FRAMER
107
Register 020H, 0A0H, 120H, 1A0H: FRMR Frame Alignment Options
Bit
Type
Function
Default
Bit 7
R/W
CRCEN
0
Bit 6
R/W
CASDIS
0
Bit 5
R/W
AFAA
0
Bit 4
R/W
CHKSEQ
0
Bit 3
R/W
CASA
0
Bit 2
R/W
REFR
0
Bit 1
R/W
REFCRCE
0
Bit 0
R/W
REFRDIS
0
This register selects the various framing formats and framing algorithms
supported by the FRMR block.
CRCEN:
The CRCEN bit enables the FRMR to frame to the CRC multiframe. When the
CRCEN bit is logic 1, the FRMR searches for CRC multiframe alignment and
monitors for errors in the alignment. A logic 0 in the CRCEN bit position
disables searching for multiframe and suppresses the CRCE, CMFER, and
FEBE FRMR status's, forcing them to logic 0 and forcing OOCMF to a logic 1.
CASDIS:
The CASDIS bit enables the FRMR to frame to the Channel Associated
Signaling multiframe when set to a logic 0. When CAS is enabled, the FRMR
searches for signaling multiframe alignment and monitors for errors in the
alignment. A logic 1 in the CASDIS bit position disables searching for
multiframe and suppresses the OOSMF and the SMFER FRMR outputs,
forcing them to logic 0.
AFAA:
The AFAA bit enables an alternate framing algorithm. If AFAA is a logic zero,
frame alignment is declared after a correct FAS, a logic 1 in bit 2 of time slot
0 of the next frame and finally another FAS in the third frame are found. If one
of the conditions fails, the next bit position is checked for valid framing. If
AFAA is a logic one, the framing is similar to the above, but adds a "hold-off"
feature. If bit2 or the second 7-bit FAS conditions fail, the same byte location



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com