 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AD9864 Datasheet(PDF) 4 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9864 Datasheet(HTML) 4 Page - Analog Devices |
|
|
4 / 48 page  Data Sheet AD9864 Rev. A | Page 3 of 47 SPECIFICATIONS VDDI = VDDF = VDDA = VDDC = VDDL = VDDH = 2.7 V to 3.6 V, VDDQ = VDDP = 2.7 V to 5.5 V, fCLK = 18 MSPS, fIF = 109.65 MHz, fLO = 107.4 MHz, fREF = 16.8 MHz, unless otherwise noted. Standard operating mode: VGA at minimum attenuation setting, synthesizers in normal (not fast acquire) mode, decimation factor = 900, 16-bit digital output, and 10 pF load on SSI output pins. Table 1. Parameter Temperature Test Level Min Typ Max Unit SYSTEM DYNAMIC PERFORMANCE1 SSB Noise Figure at Minimum VGA Attenuation2, 3 Full IV 7.5 9.5 dB SSB Noise Figure at Maximum VGA Attenuation2, 3 Full IV 13 dB Dynamic Range with AGC Enabled2, 3 Full IV 91 95 dB IF Input Clip Point at Maximum VGA Attenuation3 Full IV −20 −19 dBm IF Input Clip Point at Minimum VGA Attenuation3 Full IV −32 −31 dBm Input Third-Order Intercept (IIP3) Full IV −12 −7.0 dBm Gain Variation over Temperature Full IV 0.7 2 dB LNA + MIXER Maximum RF and LO Frequency Range Full IV 300 500 MHz LNA Input Impedance 25°C V 370||1.4 Ω||pF Mixer LO Input Resistance 25°C V 1 kΩ LO SYNTHESIZER LO Input Frequency Full IV 7.75 300 MHz LO Input Amplitude Full IV 0.3 2.0 V p-p FREF Frequency (for Sinusoidal Input Only) Full IV 8 26 MHz FREF Input Amplitude Full IV 0.3 3 V p-p FREF Slew Rate Full IV 7.5 V/µs Minimum Charge Pump Current at 5 V4 Full VI 0.67 mA Maximum Charge Pump Current at 5 V4 Full VI 5.3 mA Charge Pump Output Compliance5 Full VI 0.4 VDDP − 0.4 V Synthesizer Resolution Full IV 6.25 kHz CLOCK SYNTHESIZER CLK Input Frequency Full IV 13 26 MHz CLK Input Amplitude Full IV 0.3 VDDC V p-p Minimum Charge Pump Output Current4 Full VI 0.67 mA Maximum Charge Pump Output Current4 Full VI 5.3 mA Charge Pump Output Compliance5 Full VI 0.4 VDDQ − 0.4 V Synthesizer Resolution Full VI 2.2 kHz Σ-∆ ADC Resolution Full IV 16 24 Bits Clock Frequency (fCLK) Full IV 13 26 MHz Center Frequency Full V fCLK/8 MHz Pass-Band Gain Variation Full IV 1.0 dB Alias Attenuation Full IV 80 dB GAIN CONTROL Programmable Gain Step Full V 16 dB AGC Gain Range Full V 12 dB GCP Output Resistance Full IV 50 72.5 95 kΩ |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
