| Electronic Components Datasheet Search |
|
SLG46721 Datasheet(PDF) 86 Page - Dialog Semiconductor |
|
|
|||||||||||||||||||||||||||||
SLG46721 Datasheet(HTML) 86 Page - Dialog Semiconductor |
|
86 / 101 page ![]() 000-0046721-114 Page 85 of 100 SLG46721 reg<704:689> LUT4_1 data or Counter / Delay 3 mode selection reg<689> Counter/delay3 mode selection 0: Delay Mode 1: Counter Mode reg<692:690> Counter/delay3 Clock Source select 000: Internal OSC Clock 001: OSC/4 010: OSC/12 011: OSC/24 100: OSC/64 101: External Clock 110: External Clock/8 111: Counter2 Overflow reg<700:693> Counter/delay3 Control Data 1 – 256 (delay time = (counter control data +2) /freq) reg<702:701> Delay3 Mode Select or asynchronous counter reset 00: on both falling and rising edges (for delay & counter reset) 01: on falling edge only (for delay & counter reset) 10: on rising edge only (for delay & counter reset) 11: no delay on either falling or rising edges / high level reset reg<705> LUT4_0 or Counter2 select 0: LUT4_0 1: Counter2 reg<706> LUT4_1 or Counter3 select 0: LUT4_1 1: Counter3 reg<707> Force RC oscillator on 0: Auto Power on 1: Force Power on reg<708> RC Oscillator frequency control 0: 25k 1: 2M reg<709> Filter_0 output polarity select 0: Filter_0 output 1: Filter_0 output inverted reg<711:710> Internal Oscillator frequency divider control 00: OSC/8 01: OSC/12 10: OSC/24 11: OSC/64 reg<712> External Clock Source Select 0: Internal Oscillator 1: External Clock from Pin20 reg<713> Counter/delay0 mode selection 0: Delay Mode 1: Counter Mode reg<716:714> Counter/delay0 Clock Source select 000: Internal OSC Clock 001: OSC/4 010: OSC/12 011: OSC/24 100: OSC/64 101: External Clock 110: External Clock/8 111: Counter6 Overflow reg<730:717> Counter0 Control Data/Delay0 Time Control 1-16384: (delay time = (counter control data +2) /freq) reg<732:731> Delay0 Mode Select 00: Delay on both falling and rising edges 01: Delay on falling edge only 10: Delay on rising edge only 11: No delay on either falling or rising edges reg<733> Counter/delay1 mode selection 0: Delay Mode 1: Counter Mode Register Bit Address Signal Function Register Bit Definition |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |