| Electronic Components Datasheet Search |
|
SLG46721 Datasheet(PDF) 35 Page - Dialog Semiconductor |
|
|
|||||||||||||||||||||||||||||
SLG46721 Datasheet(HTML) 35 Page - Dialog Semiconductor |
|
35 / 101 page ![]() 000-0046721-114 Page 34 of 100 SLG46721 reg<233:228> Matrix Out: In0 of LUT3_1 38 reg<239:234> Matrix Out: In1 of LUT3_1 39 reg<245:240> Matrix Out: In2 of LUT3_1 40 reg<251:246> Matrix Out: In0 of LUT3_2 or Clock Input of DFF2 41 reg<257:252> Matrix Out: In1 of LUT3_2 or Data Input of DFF2 42 reg<263:258> Matrix Out: In2 of LUT3_2 or Resetb Input of DFF2 43 reg<269:264> Matrix Out: In0 of LUT3_3 or Clock Input of DFF3 44 reg<275:270> Matrix Out: In1 of LUT3_3 or Data Input of DFF3 45 reg<281:276> Matrix Out: In2 of LUT3_3 or Resetb (Setb) of DFF3 46 reg<287:282> Matrix Out: In0 of LUT3_4 47 reg<293:288> Matrix Out: In1 of LUT3_4 48 reg<299:294> Matrix Out: In2 of LUT3_4 49 reg<305:300> Matrix Out: In0 of LUT3_5 50 reg<311:306> Matrix Out: In1 of LUT3_5 51 reg<317:312> Matrix Out: In2 of LUT3_5 52 reg<323:318> Matrix Out: In0 of LUT3_6 53 reg<329:324> Matrix Out: In1 of LUT3_6 54 reg<335:330> Matrix Out: In2 of LUT3_6 55 reg<341:336> Matrix Out: In0 of LUT3_7 56 reg<347:342> Matrix Out: In1 of LUT3_7 57 reg<353:348> Matrix Out: In2 of LUT3_7 58 reg<359:354> Matrix Out: In0 of LUT3_8 or Input of Pipe delay 59 reg<365:360> Matrix Out: In1 of LUT3_8 or Resetb of Pipe delay 60 reg<371:366> Matrix Out: In2 of LUT3_8 or Clock of Pipe delay 61 reg<377:372> Matrix Out: In0 of LUT2_0 or Clock Input of DFF4 62 reg<383:378> Matrix Out: In1 of LUT2_0 or Data Input of DFF4 63 reg<389:384> Matrix Out: In0 of LUT2_1 or Clock Input of DFF5 64 reg<395:390> Matrix Out: In1 of LUT2_1 or Data Input of DFF5 65 reg<401:396> Matrix Out: In0 of LUT2_2 or Clock Input of DFF6 66 reg<407:402> Matrix Out: In1 of LUT2_2 or Data Input of DFF6 67 reg<413:408> Matrix Out: In0 of LUT2_3 or Clock Input of DFF7 68 reg<419:414> Matrix Out: In1 of LUT2_3 or Data Input of DFF7 69 reg<425:420> Matrix Out: In0 of LUT2_4 70 reg<431:426> Matrix Out: In1 of LUT2_4 71 reg<437:432> Matrix Out: In0 of LUT2_5 72 reg<443:438> Matrix Out: In1 of LUT2_5 73 reg<449:444> Matrix Out: Input for programmable delay & edge detector 74 reg<455:450> Matrix Out: Power down for osc 75 reg<461:456> Matrix Out: Pin12 Digital Output Source (Super Drive) 76 Table 25. Matrix Output Table Register Bit Address Matrix Output Signal Function Matrix Output Number |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |