Electronic Components Datasheet Search
  English  ▼

X  

PCI7510 Datasheet(PDF) 151 Page - Texas Instruments

Part # PCI7510
Description  PC Card, Smart Card and Integrated
PDF  234 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

PCI7510 Datasheet(HTML) 151 Page - Texas Instruments

Back Button PCI7510 Datasheet HTML 147Page - Texas Instruments PCI7510 Datasheet HTML 148Page - Texas Instruments PCI7510 Datasheet HTML 149Page - Texas Instruments PCI7510 Datasheet HTML 150Page - Texas Instruments PCI7510 Datasheet HTML 151Page - Texas Instruments PCI7510 Datasheet HTML 152Page - Texas Instruments PCI7510 Datasheet HTML 153Page - Texas Instruments PCI7510 Datasheet HTML 154Page - Texas Instruments PCI7510 Datasheet HTML 155Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 151 / 234 page
background image
7–10
7.14 Interrupt Line Register
The interrupt line register communicates interrupt line routing information. See Table 7–11 for a complete description
of the register contents.
Bit
7
6
5
4
3
2
1
0
Name
Interrupt line
Type
RW
RW
RW
RW
RW
RW
RW
RW
Default
0
0
0
0
0
0
0
0
Register:
Interrupt line
Offset:
3Ch
Type:
Read/Write
Default:
00h
Table 7–11. Interrupt Line Register Description
BIT
FIELD NAME
TYPE
DESCRIPTION
7–0
INTR_LINE
RW
Interrupt line. This field is programmed by the system and indicates to software which interrupt line the
PCI7510 PCI_INTA is connected to.
7.15 Interrupt Pin Register
The value read from this register is function dependent and depends on the values of bits 28, the tie-all bit (TIEALL),
and 29, the interrupt tie bit (INTRTIE), in the system control register (PCI offset 80h, see Section 4.30). The INTRTIE
bit is compatible with previous TI CardBus controllers, and when set to 1, ties INTB to INTA internally. The TIEALL
bit ties INTA, INTB, and INTC together internally. The internal interrupt connections set by INTRTIE and TIEALL are
communicated to host software through this standard register interface. This read-only register is described for all
PCI7510 functions in Table 7–12.
Bit
7
6
5
4
3
2
1
0
Name
Interrupt pin
Type
R
R
R
R
R
R
R
R
Default
0
0
0
0
0
0
1
0
Register:
Interrupt pin
Offset:
3Dh
Type:
Read-only
Default:
02h
Table 7–12. PCI Interrupt Pin Register—Read-Only INTPIN Per Function
INTRTIE BIT
(BIT 29, OFFSET 80h)
TIEALL BIT
(BIT 28, OFFSET 80h)
INTPIN
FUNCTION 0
(CARDBUS)
INTPIN
FUNCTION 1
(DEDICATED SOCKET)
INTPIN
FUNCTION 2
(1394 OHCI)
0
0
01h (INTA)
02h (INTB)
03h (INTC)
1
0
01h (INTA)
01h (INTA)
03h (INTC)
X
1
01h (INTA)
01h (INTA)
01h (INTA)
NOTE: When configuring the PCI7510 functions to share PCI interrupts, multifunction terminal MFUNC3 must be configured as IRQSER prior
to setting the INTRTIE bit.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com