PCI7510 datasheet(157/234 Pages) TI

157 / 234 page

7–16

Table 7–20. PCI Miscellaneous Configuration Register

BIT

FIELD NAME

TYPE

DESCRIPTION

31–16

RSVD

Reserved. Bits 31–16 return 0s when read.

15 ‡

PME_D3COLD

PME support from D3cold. This bit programs bit 15 (PME_D3COLD) in the power management

capabilities register at offset 46h in the PCI configuration space (see Section 7.19).

14–12

RSVD

Reserved. Bits 14–12 return 0s when read.

11 ‡

PCI2_3_EN

PCI 2.3 Enable. When this bit is set to 1, the 1394 OHCI function conforms to the PCI 2.3

specification. When in the PCI 2.3 mode, the INT_DISABLE and INT_STATUS bits per the PCI 2.3

specification are functional. When this bit is cleared, the function conforms to the PCI 2.2

specification and all PCI 2.3 bits are disabled.

0 = PCI 2.2 mode (default)

1 = PCI 2.3 mode

10 ‡

ignore_mstrIntEna

_for_pme

Ignore IntMask.msterIntEnable bit for PME generation. When set, this bit causes the PME generation

behavior to be changed as described in Section 3.9. When set, this bit also causes bit 26 of the OHCI

vendor ID register at OHCI offset 40h (see Section 8.15) to read 1, otherwise, bit 26 reads 0.

0 = PME behavior generated from unmasked interrupt bits and IntMask.masterIntEnable bit

(default)

1 = PME generation does not depend on the value of IntMask.masterIntEnable

9–8 ‡

MR_ENHANCE

This field selects the read command behavior of the PCI master for read transactions of greater than

two data phases. For read transactions of one or two data phases, a memory read command is used.

The default of this field is 00. This register is loaded by the serial EEPROM word 12, bits 1–0.

00 = Memory read line (default)

01 = Memory read

10 = Memory read multiple

11 = Reserved, behavior reverts to default

7–6

RSVD

Reserved. Bits 7–6 return 0s when read.

5 ‡

RSVD

Reserved. Bit 5 returns 0 when read.

4 ‡

DIS_TGT_ABT

Bit 4 defaults to 0, which provides OHCI-Lynx

 compatible target abort signaling. When this bit is

set to 1, it enables the no-target-abort mode, in which the PCI7510 device returns indeterminate data

instead of signaling target abort.

The PCI7510 LLC is divided into the PCLK and SCLK domains. If software tries to access registers

in the link that are not active because the SCLK is disabled, then a target abort is issued by the link.

On some systems, this can cause a problem resulting in a fatal system error. Enabling this bit allows

the link to respond to these types of requests by returning FFh.

It is recommended that this bit be set to 1.

3 ‡

GP2IIC

When bit 3 is set to 1, the GPIO3 and GPIO2 signals are internally routed to the SCL and SDA,

respectively. The GPIO3 and GPIO2 terminals are also placed in the high-impedance state.

2 ‡

DISABLE_

SCLKGATE

When bit 2 is set to 1, the internal SCLK runs identically with the chip input. This is a test feature only

and must be cleared to 0 (all applications).

1 ‡

DISABLE_

PCIGATE

When bit 1 is set to 1, the internal PCI clock runs identically with the chip input. This is a test feature

only and must be cleared to 0 (all applications).

0 ‡

KEEP_PCLK

When bit 0 is set to 1, the PCI clock is always kept running through the CLKRUN protocol. When this

bit is cleared, the PCI clock can be stopped using CLKRUN on MFUNC6.

‡ One or more bits in this register are cleared only by the assertion of GRST.

PCI7510 Datasheet(PDF) 157 Page - Texas Instruments

PCI7510 Datasheet(HTML) 157 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL