PCI7510 datasheet(158/234 Pages) TI

158 / 234 page

7–17

7.24 Link Enhancement Control Register

The link enhancement control register implements TI proprietary bits that are initialized by software or by a serial

EEPROM, if present. After these bits are set to 1, their functionality is enabled only if bit 22 (aPhyEnhanceEnable)

in the host controller control register at OHCI offset 50h/54h (see Section 8.16) is set to 1. See Table 7–21 for a

complete description of the register contents.

Bit

Name

Link enhancement control

Type

Default

Bit

Name

Link enhancement control

Type

Default

Link enhancement control

Offset:

F4h

Type:

Read/Write, Read-only

Default:

0000 1000h

Table 7–21. Link Enhancement Control Register Description

BIT

FIELD NAME

TYPE

DESCRIPTION

31–16

RSVD

Reserved. Bits 31–16 return 0s when read.

15 ‡

dis_at_pipeline

Disable AT pipelining. When bit 15 is set to 1, out-of-order AT pipelining is disabled.

14 ‡

RSVD

Reserved.

13–12 ‡

atx_thresh

This field sets the initial AT threshold value, which is used until the AT FIFO is underrun. When the

PCI7510 device retries the packet, it uses a 2K-byte threshold, resulting in a store-and-forward

operation.

00 = Threshold ~ 2K bytes resulting in a store-and-forward operation

01 = Threshold ~ 1.7K bytes (default)

10 = Threshold ~ 1K bytes

11 = Threshold ~ 512 bytes

These bits fine-tune the asynchronous transmit threshold. For most applications the 1.7K-byte

threshold is optimal. Changing this value may increase or decrease the 1394 latency depending on

the average PCI bus latency.

Setting the AT threshold to 1.7K, 1K, or 512 bytes results in data being transmitted at these thresholds

or when an entire packet has been checked into the FIFO. If the packet to be transmitted is larger

than the AT threshold, then the remaining data must be received before the AT FIFO is emptied;

otherwise, an underrun condition occurs, resulting in a packet error at the receiving node. As a result,

the link then commences store-and-forward operation. Wait until it has the complete packet in the

FIFO before retransmitting it on the second attempt to ensure delivery.

An AT threshold of 2K results in store-and-forward operation, which means that asynchronous data

will not be transmitted until an end-of-packet token is received. Restated, setting the AT threshold

to 2K results in only complete packets being transmitted.

Note that this device always uses store-and-forward when the asynchronous transmit retries register

at OHCI offset 08h (see Section 8.3) is cleared.

RSVD

Reserved. Bit 11 returns 0 when read.

10 ‡

enab_mpeg_ts

Enable MPEG CIP timestamp enhancement. When bit 9 is set to 1, the enhancement is enabled for

MPEG CIP transmit streams (FMT = 20h).

RSVD

Reserved. Bit 9 returns 0 when read.

8 ‡

enab_dv_ts

Enable DV CIP timestamp enhancement. When bit 8 is set to 1, the enhancement is enabled for DV

CIP transmit streams (FMT = 00h).

‡ One or more bits in this register are cleared only by the assertion of GRST.

PCI7510 Datasheet(PDF) 158 Page - Texas Instruments

PCI7510 Datasheet(HTML) 158 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL