PCI7510 datasheet(214/234 Pages) TI

214 / 234 page

10–6

10.4 Vendor-Dependent Register

The vendor-dependent page provides access to the special control features of the PCI7510 device, as well as to

configuration and status information used in manufacturing test and debug. This page is selected by writing 7 to the

Page_Select field in base register 7. Table 10–7 shows the configuration of the vendor-dependent page, and

Table 10–8 shows the corresponding field descriptions.

Table 10–7. Page 7 (Vendor-Dependent) Register Configuration

BIT POSITION

ADDRESS

1000

NPA

Reserved

Link_Speed

1001

Reserved for test

1010

Reserved for test

1011

Reserved for test

1100

Reserved for test

1101

Reserved for test

1110

Reserved for test

1111

Reserved for test

Table 10–8. Page 7 (Vendor-Dependent) Register Field Descriptions

FIELD

SIZE

TYPE

DESCRIPTION

NPA

Null-packet actions flag. This bit instructs the PHY layer to not clear fair and priority requests when a null

packet is received with arbitration acceleration enabled. If this bit is set to 1, fair and priority requests are

cleared only when a packet of more than 8 bits is received; ACK packets (exactly 8 data bits), null packets

(no data bits), and malformed packets (less than 8 data bits) do not clear fair and priority requests. If this bit is

cleared to 0, fair and priority requests are cleared when any non-ACK packet is received, including null

packets or malformed packets of less than 8 bits. This bit is cleared to 0 by system (hardware) reset and is

unaffected by bus reset.

Link_Speed

Link speed. This field indicates the top speed capability of the attached LLC. Encoding is as follows:

Code

Speed

S100

S200

S400

illegal

This field is replicated in the sp field of the self-ID packet to indicate the speed capability of the node (PHY

and LLC in combination). However, this field does not affect the PHY speed capability indicated to peer

PHYs during self-ID; the PCI7510 PHY layer identifies itself as S400 capable to its peers regardless of the

value in this field. This field is set to 10b (S400) by system (hardware) reset and is unaffected by bus reset.

PCI7510 Datasheet(PDF) 214 Page - Texas Instruments

PCI7510 Datasheet(HTML) 214 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL