PCI4451 datasheet(99/216 Pages) TI

99 / 216 page

4–31

4.40 Diagnostic Register

The diagnostic register is provided for internal Texas Instruments test purposes. See Table 4–19 for a complete

description of the register contents.

Bit

Name

Diagnostic

Type

R/W

Default

Diagnostic

Type:

Read/Write

Offset:

93h (Functions 0, 1)

Default:

61h

Table 4–19. Diagnostic Register Description

BIT

SIGNAL

TYPE

FUNCTION

7§

TRUE_VAL

R/W

This bit defaults to 0. This bit is encoded as:

0 = Reads true values in PCI vendor ID and PCI device ID registers (default).

1 = Reads all ones in reads to the PCI vendor ID and PCI device ID registers.

RSVD

R/W

Reserved.

CSC

R/W

CSC interrupt routing control

0 = CSC interrupts routed to PCI if ExCA 803 bit 4 = 1.

1 = CSC Interrupts routed to PCI if ExCA 805 bits 7–4 = 0000b (default). In this case, the setting of

ExCA 803 bit 4 is a don’t care.

4§

DIAG

R/W

Diagnostic RETRY_DIS. Delayed transaction disable.

3§

DIAG

R/W

Diagnostic RETRY_EXT. Extends the latency from 16 to 64.

2§

DIAG

R/W

Diagnostic DISCARD_TIM_SEL_CB. Set = 210, Reset = 215

1§

DIAG

R/W

Diagnostic DISCARD_TIM_SEL_PCI. Set = 210, Reset = 215

0§

ASYNC_CSC

R/W

Asynchronous interrupt generation.

0 = CSC interrupt not generated asynchronously

1 = CSC interrupt is generated asynchronously (default)

§ These bits are global in nature and should be accessed only through function 0.

PCI4451 Datasheet(PDF) 99 Page - Texas Instruments

PCI4451 Datasheet(HTML) 99 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL