| Electronic Components Datasheet Search |
|
M3885 Datasheet(PDF) 71 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M3885 Datasheet(HTML) 71 Page - Renesas Technology Corp |
|
71 / 103 page ![]() 3885 Group SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS 70 Fig. 70 System clock generating circuit block diagram (Single-chip mode) WIT instruction STP instruction Timing φ (internal clock) S R Q STP instruction S R Q Main clock stop bit S R Q 1/2 1/4 XIN XOUT XCOUT XCIN Interrupt request Reset Interrupt disable flag l 1/2 Port XC switch bit “1” “0” Low-speed mode High-speed or middle-speed mode Middle-speed mode High-speed or low-speed mode Main clock division ratio selection bits (Note 1) Notes 1: Either high-speed, middle-speed or low-speed mode is selected by bits 7 and 6 of the CPU mode register. When low-speed mode is selected, set port Xc switch bit (b4) to “1”. 2: f(XIN)/16 is supplied as the count source to the Prescaler 12 at reset. When exciting STP instruction, the count source does not change either f(XIN))/16 or f(XCIN))/16 after releasing stop mode. Oscillation stabilizing time is not fixed “01FF16” when the bit 6 of PCTL2 is “1”. Main clock division ratio selection bits (Note1) FF16 0116 Prescaler 12 Timer 1 Reset or STP instruction (Note 2) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |