DP83261 datasheet(49/132 Pages) NSC

49 / 132 page

60 Control Information (Continued)

Interrupt Condition Register (ICR)

The Interrupt Condition Register (ICR) collects unmasked interrupts from the Event Registers Interrupts are categorized into

Ring Events Token and Timer Events Counter Events and Error and Exceptional Status Events If the bit in the Interrupt Mask

Register (IMR) and the corresponding bit in the ICR are set to One the INT pin is forced low and thus triggers an interrupt

Note

Bits are cleared ONLY by clearing underlying conditions (Mask bit andor Event Bit) in the appropriate Event Register

ACCESS RULES

Address

Read

Write

2Eh

Always

Data Ignored

ESE

IERR

RES

COE

CIE

TTE

RNG

Bit

Symbol

Description

RNG

Ring Event Interrupt

Is set if corresponding bits in the Ring Event Latch and Mask Registers are set

TTE

Token and Timer Event Interrupt

Is set if corresponding bits in the Token and Timer Event Latch and

Mask Registers are set

CIE

Counter Increment Event Interrupt

Is set if corresponding bits in the Counter Increment Latch and Mask

Registers are set

COE

Counter Overflow Event Interrupt

Is set if corresponding bits in the Counter Overflow Latch and Mask

Registers are set

D4 – 5

RES

Reserved

IERR

Internal Error Interrupt

Is set if any bits in the Internal Event Register are set

ESE

Exception Status Event Interrupt

Is set if corresponding bits in the Exception Status and Mask Registers

are set

DP83261 Datasheet(PDF) 49 Page - National Semiconductor (TI)

DP83261 Datasheet(HTML) 49 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL