iCE40 LP/HX Family

Data Sheet

© 2011-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

46

FPGA-DS-02029-3.5

Supplemental Information

For Further Information

A variety of technical documents for the iCE40 LP/HX family are available on the Lattice web site.



iCE40 Programming and Configuration (FPGA-TN-02001)



Memory Usage Guide for iCE40 Devices (TN1250)



iCE40 sysCLOCK PLL Design and Usage Guide (TN1251)



iCE40 Hardware Checklist (TN1252)



Using Differential I/O LVDS Sub-LVDS in iCE40 Devices (TN1253)



PCB Layout Recommendations for BGA Packages (FPGA-TN-02010)



iCE40 LED Driver Usage Guide (TN1288)



iCE40 Pinout Files



Thermal Management



Lattice design tools



IBIS



Package Diagrams



Schematic Symbols