iCE40 LP/HX Family

Data Sheet

© 2011-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

22

FPGA-DS-02029-3.5

4.8. Static Supply Current – HX Devices

Symbol

Parameter

Device

Unit

Core Power Supply

iCE40HX1K

296

µA

iCE40HX4K

1140

µA

iCE40HX8K

1140

µA

PLL Power Supply

All devices

0.5

µA

NVCM Power Supply

All devices

1.0

µA

All devices

3.5

µA

Notes:

1.

Assumes blank pattern with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMOS and

with master SPI configuration mode. Other modes may be up to 25% higher.

2.

Frequency = 0 MHz.

3.

4.

Does not include pull-up.

5.

4.9. Programming NVCM Supply Current – LP Devices

Symbol

Parameter

Device

Unit

Core Power Supply

iCE40LP384

60

µA

iCE40LP640

120

µA

iCE40LP1K

120

µA

iCE40LP4K

350

µA

iCE40LP8K

350

µA

All devices

0.5

µA

PLL Power Supply

All devices

2.5

mA

NVCM Power Supply

All devices

3.5

mA

8

iCE40LP384

60

µA

Notes:

1.

2.

Typical user pattern.

3.

SPI programming is at 8 MHz.

4.

5.

6.

No PLL available on the iCE40LP384 and iCE40LP640 devices.

7.

8.