iCE40 LP/HX Family

Data Sheet

© 2011-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02029-3.5

51

Revision 02.1, March 2013

Section

Change Summary

DC and Switching Characteristics

Recommended operating conditions added requirement for Master SPI.

Updated Recommended Operating Conditions for VPP_2V5.

Updated Power-On-Reset Voltage Levels and sequence requirements.

Updated Static Supply Current conditions.

Changed unit for tSKEW_IO from ns to ps.

Updated range of CCLK fMAX.

Ordering Information

Updated ordering information to include tape and reel part numbers.

Revision 02.0, September 2012

Section

Change Summary

All

Merged SiliconBlue iCE40 LP and HX data sheets and updated to Lattice format.

Revision 01.31, September 2012

Section

Change Summary

Introduction

Updated Table 1.

Revision 01.3, September 2012

Section

Change Summary

All

Production release.

—

Updated notes on Table 3: Recommended Operating Conditions.

—

Updated values in Table 4, Table 5, Table 12, Table 13 and Table 17.

Revision 01.21, September 2012

Section

Change Summary

—

Updated Figure 3 and Figure 4 to specify iCE40.

Revision 01.2, August 2012

Section

Change Summary

—

Updated company name.

Revision 01.1, July 2011

Section

Change Summary

—

Moved package specifications to iCE40 pinout Excel files.

Updated Table 1 maximum I/Os.

Revision 01.01, July 2011

Section

Change Summary

—

Added 640, 1K and 4K to Table 13 configuration times. Updated Table 1 maximum I/Os.

Revision 01.0, July 2011

Section

Change Summary

—

Initial release.