| Electronic Components Datasheet Search |
|
ICE40 Datasheet(PDF) 20 Page - Lattice Semiconductor |
|
|
|||||||||||||||||||||||||||||
ICE40 Datasheet(HTML) 20 Page - Lattice Semiconductor |
|
20 / 52 page ![]() iCE40 LP/HX Family Data Sheet © 2011-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. 20 FPGA-DS-02029-3.5 4.3. Power Supply Ramp Rates Table 4.3. Power Supply Ramp Rates* Symbol Parameter Min Max Unit t RAMP Power supply ramp rates for all power supplies All configuration modes. No power supply sequencing. 0.40 10 V/ms Configuring from Slave SPI. No power supply sequencing, 0.01 10 V/ms Configuring from NVCM. VCC and VPP_2V5 to be powered 0.25 ms before VCC_SPI. 0.01 10 V/ms Configuring from MSPI. VCC and VPP_SPI to be powered 0.25 ms before VPP_2V5. 0.01 10 V/ms Notes: Assumes monotonic ramp rates. iCE40LP384 requires VCC to be greater than 0.7 V when VCCIO and VCC_SPI are above GND. 4.4. Power-On-Reset Voltage Levels Table 4.4. Power-On-Reset Voltage Levels* Symbol Device Parameter Min Max Unit V PORUP iCE40LP384 Power-On-Reset ramp-up trip point (band gap based circuit monitoring VCC, VCCIO_2, VCC_SPI and VPP_2V5) V CC 0.67 0.99 V VCCIO_2 0.70 1.59 V V CC_SPI 0.70 1.59 V V PP_2V5 0.70 1.59 V iCE40LP640, iCE40LP/HX1K, iCE40LP/HX4K, iCE40LP/HX8K Power-On-Reset ramp-up trip point (band gap based circuit monitoring VCC, VCCIO_2, VCC_SPI and VPP_2V5) V CC 0.55 0.75 V VCCIO_2 0.86 1.29 V V CC_SPI 0.86 1.29 V V PP_2V5 0.86 1.33 V VPORDN iCE40LP384 Power-On-Reset ramp-down trip point (band gap based circuit monitoring VCC, VCCIO_2, VCC_SPI and VPP_2V5) V CC — 0.64 V VCCIO_2 — 1.59 V V CC_SPI — 1.59 V V PP_2V5 — 1.59 V iCE40LP640, iCE40LP/HX1K, iCE40LP/HX4K, iCE40LP/HX8K Power-On-Reset ramp-down trip point (band gap based circuit monitoring VCC, VCCIO_2, VCC_SPI and VPP_2V5) V CC — 0.75 V VCCIO_2 — 1.29 V V CC_SPI — 1.29 V V PP_2V5 — 1.33 V *Note: These POR trip points are only provided for guidance. Device operation is only characterized for power supply voltages specified under recommended operating conditions. 4.5. ESD Performance Please refer to the iCE40 Product Family Qualification Summary for complete qualification data, including ESD performance. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |