Electronic Components Datasheet Search
  English  ▼

X  

CEC1712 Datasheet(PDF) 71 Page - Microchip Technology

Part # CEC1712
Description  Cryptographic Embedded Controller
PDF  338 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

CEC1712 Datasheet(HTML) 71 Page - Microchip Technology

Back Button CEC1712 Datasheet HTML 67Page - Microchip Technology CEC1712 Datasheet HTML 68Page - Microchip Technology CEC1712 Datasheet HTML 69Page - Microchip Technology CEC1712 Datasheet HTML 70Page - Microchip Technology CEC1712 Datasheet HTML 71Page - Microchip Technology CEC1712 Datasheet HTML 72Page - Microchip Technology CEC1712 Datasheet HTML 73Page - Microchip Technology CEC1712 Datasheet HTML 74Page - Microchip Technology CEC1712 Datasheet HTML 75Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 338 page
background image
 2020-2021 Microchip Technology Inc.
DS00003416C-page 71
CEC1712
FIGURE 4-3:
RESETS BLOCK DIAGRAM
4.7
Chip Power Management Features
This device is designed to always operate in its lowest power state during normal operation. In addition, this device
offers additional programmable options to put individual logical blocks to sleep as defined in the following section,
Section 4.7.1.
4.7.1
BLOCK LOW POWER MODES
All power related control signals are generated and monitored centrally in the chip’s Power, Clocks, and Resets (PCR)
block. The power manager of the PCR block uses a sleep interface to communicate with all the blocks. The sleep inter-
face consists of three signals:
• SLEEP_ENABLE (request to sleep the block) is generated by the PCR block. A group of SLEEP_ENABLE sig-
nals are generated for every clock segment. Each group consists of a SLEEP_ENABLE signal for every block in
that clock segment.
• CLOCK_REQUIRED (request clock on) is generated by every block. They are grouped by blocks on the same
clock segment. The PCR monitors these signals to see when it can gate off clocks.
A block can always drive CLOCK_REQUIRED low synchronously, but it must drive it high asynchronously since its inter-
nal clocks are gated and it has to assume that the clock input itself is gated. Therefore the block can only drive
CLOCK_REQUIRED high as a result of a register access or some other input signal.
RESET_VTR
SOFT_SYS_RESET
1
TEST_VTR_RESET
3
RESET_SYS
VCC_PWRGD
RESET_HOST
Note 1:  SOFT_SYS_RESET is implemented in bit[8] of the System Reset Register
Note 2:  PWR_INV is implemented in bit[0] of the Power Reset Control Register
Note 3:  TEST_VTR_RESET is implemented in bit [1] of the Host Global Test Register
1ms 
Delay
RESET_EC
RESETI
PWROK
PWR_INV
2
RESET_VCC
PWR_INV
2
WDT
CORTEXM4_RESET
Reset 
Enable 
Register
RESET_SYS_nWDT
E.g. WDT Event Count
RESET_BLOCK_N
WDT_Event



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com