Electronic Components Datasheet Search
  English  ▼

X  

CEC1712 Datasheet(PDF) 77 Page - Microchip Technology

Part # CEC1712
Description  Cryptographic Embedded Controller
PDF  338 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

CEC1712 Datasheet(HTML) 77 Page - Microchip Technology

Back Button CEC1712 Datasheet HTML 73Page - Microchip Technology CEC1712 Datasheet HTML 74Page - Microchip Technology CEC1712 Datasheet HTML 75Page - Microchip Technology CEC1712 Datasheet HTML 76Page - Microchip Technology CEC1712 Datasheet HTML 77Page - Microchip Technology CEC1712 Datasheet HTML 78Page - Microchip Technology CEC1712 Datasheet HTML 79Page - Microchip Technology CEC1712 Datasheet HTML 80Page - Microchip Technology CEC1712 Datasheet HTML 81Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 338 page
background image
 2020-2021 Microchip Technology Inc.
DS00003416C-page 77
CEC1712
4.9.8
PCR POWER RESET STATUS REGISTER
Offset
10h
Bits
Description
Type
Default
Reset
Event
31:12
Reserved
RES
-
-
10
32K_ACTIVE
1=The 32K clock input is present. The internal 32K clock is derived
from the pin and the ring oscillator is synchronized to the exter-
nal 32K clock
0=The 32K clock input is not present. The internal 32K clock is
derived from the ring oscillator
R-
RESET
_SYS
9
Reserved
RES
-
-
8
WDT_EVENT
This bit allows the application code to determine WDT_EVENT
against RESET_VTR
R/W1C
0h
RESET
_SYS-
_nWDT
7JTAG_RST#
Indicates the JTAG_RST# pin status.
The JTAG TRST# input is gated off low when Boundary scan mode
is enabled and will not be set in this mode.
R-
RESET
_SYS
6
RESET_SYS_STATUS
Indicates the status of RESET_SYS.
The bit will not clear if a write 1 is attempted at the same time that a
RESET_VTR occurs; this way a reset event is never missed.
1=A reset occurred
0=No reset occurred since the last time this bit was cleared
R/WC
1h
RESET
_SYS
5
VBAT_RESET_STATUS
Indicates the status of RESET_VBAT.
The bit will not clear if a write of ‘1’b is attempted at the same time
that a VBAT_RST_N occurs, this way a reset event is never
missed.
1=A reset occurred
0=No reset occurred while VTR_CORE was off or since the last
time this bit was cleared
R/WC
-
RESET
_SYS
4
RESET_VTR_STATUS
Indicates the status of RESET_VTR event.
R/W1C
1h
RESET
_VTR
Note 1: This read-only status bit always reflects the current status of the event and is not affected by any Reset
events.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com