| Electronic Components Datasheet Search |
|
CEC1712 Datasheet(PDF) 100 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
CEC1712 Datasheet(HTML) 100 Page - Microchip Technology |
|
100 / 338 page ![]() CEC1712 DS00003416C-page 100 2020-2021 Microchip Technology Inc. 7.12.3 DMA CHANNEL N ACTIVATE REGISTER 18h DMA Channel N Interrupt Enable Register 1Ch TEST 20h (Note 2) DMA Channel N CRC Enable Register 24h (Note 2) DMA Channel N CRC Data Register 28h (Note 2) DMA Channel N CRC Post Status Register 2Ch (Note 2) TEST 20h (Note 3) DMA Channel N Fill Enable Register 24h (Note 3) DMA Channel N Fill Data Register 28h (Note 3) DMA Channel N Fill Status Register 2Ch (Note 3) TEST Offset 00h Bits Description Type Default Reset Event 7:1 Reserved RES - - 0 CHANNEL_ACTIVATE Enable this channel for operation. The DMA Main Control:Activate must also be enabled for this chan- nel to be operational. R/W 0h RESET TABLE 7-10: CHANNEL REGISTER SUMMARY (CONTINUED) Offset Register Name (Note 1) Note 1: The letter ‘N’ following DMA Channel indicates the Channel Number. Each Channel implemented will have these registers to determine that channel’s operation. 2: These registers are only present on DMA Channel 0. They are reserved on all other channels. 3: These registers are only present on DMA Channel 1. They are reserved on all other channels. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |