Electronic Components Datasheet Search
  English  ▼

X  

CEC1712 Datasheet(PDF) 104 Page - Microchip Technology

Part # CEC1712
Description  Cryptographic Embedded Controller
PDF  338 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

CEC1712 Datasheet(HTML) 104 Page - Microchip Technology

Back Button CEC1712 Datasheet HTML 100Page - Microchip Technology CEC1712 Datasheet HTML 101Page - Microchip Technology CEC1712 Datasheet HTML 102Page - Microchip Technology CEC1712 Datasheet HTML 103Page - Microchip Technology CEC1712 Datasheet HTML 104Page - Microchip Technology CEC1712 Datasheet HTML 105Page - Microchip Technology CEC1712 Datasheet HTML 106Page - Microchip Technology CEC1712 Datasheet HTML 107Page - Microchip Technology CEC1712 Datasheet HTML 108Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 104 / 338 page
background image
CEC1712
DS00003416C-page 104
 2020-2021 Microchip Technology Inc.
7.12.8
DMA CHANNEL N INTERRUPT STATUS REGISTER
7.12.9
DMA CHANNEL N INTERRUPT ENABLE REGISTER
Offset
14h
Bits
Description
Type
Default
Reset
Event
7:3 Reserved
RES
-
-
2 STATUS_DONE
This is an interrupt source register.
This flags when the DMA Channel has completed a transfer suc-
cessfully on its side.
A completed transfer is defined as when the DMA Channel reaches
its limit; Memory Start Address equals Memory End Address.
A completion due to a Hardware Flow Control Terminate will not
flag this interrupt.
1=MEMORY_START_ADDRESS
equals
MEMORY_END_AD-
DRESS
0=MEMORY_START_ADDRESS
does
not
equal
MEMO-
RY_END_ADDRESS
R/WC
0h
RESET
1 STATUS_ENABLE_FLOW_CONTROL
This is an interrupt source register.
This flags when the DMA Channel has encountered a Hardware
Flow Control Request after the DMA Channel has completed the
transfer. This means the Master Device is attempting to overflow the
DMA.
1=Hardware Flow Control is requesting after the transfer has com-
pleted
0=No Hardware Flow Control event
R/WC
0h
RESET
0 STATUS_BUS_ERROR
This is an interrupt source register.
This flags when there is an Error detected over the internal 32-bit
Bus.
1=Error detected.
R/WC
0h
RESET
Offset
18h
Bits
Description
Type
Default
Reset
Event
7:3 Reserved
RES
-
-
2 STATUS_ENABLE_DONE
This is an interrupt enable for STATUS_DONE.
1=Enable Interrupt
0=Disable Interrupt
R/W
0h
RESET
1 STATUS_ENABLE_FLOW_CONTROL_ERROR
This is an interrupt enable for STATUS_ENABLE_FLOW_CON-
TROL.
1=Enable Interrupt
0=Disable Interrupt
R/W
0h
RESET



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com