Electronic Components Datasheet Search
  English  ▼

X  

CEC1712 Datasheet(PDF) 106 Page - Microchip Technology

Part # CEC1712
Description  Cryptographic Embedded Controller
PDF  338 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

CEC1712 Datasheet(HTML) 106 Page - Microchip Technology

Back Button CEC1712 Datasheet HTML 102Page - Microchip Technology CEC1712 Datasheet HTML 103Page - Microchip Technology CEC1712 Datasheet HTML 104Page - Microchip Technology CEC1712 Datasheet HTML 105Page - Microchip Technology CEC1712 Datasheet HTML 106Page - Microchip Technology CEC1712 Datasheet HTML 107Page - Microchip Technology CEC1712 Datasheet HTML 108Page - Microchip Technology CEC1712 Datasheet HTML 109Page - Microchip Technology CEC1712 Datasheet HTML 110Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 106 / 338 page
background image
CEC1712
DS00003416C-page 106
 2020-2021 Microchip Technology Inc.
7.12.11
DMA CHANNEL N CRC DATA REGISTER
7.12.12
DMA CHANNEL N CRC POST STATUS REGISTER
Offset
24h
Bits
Description
Type
Default
Reset
Event
31:0
CRC
Writes to this register initialize the CRC generator. Reads from this
register return the output of the CRC that is calculated from the
data transfered by DMA Channel N. The output of the CRC gener-
ator is bit-reversed and inverted on reads, as required by the CRC-
32-IEEE definition.
A CRC can be accumulated across multiple DMA transactions on
Channel N. If it is necessary to save the intermediate CRC value,
the result of the read of this register must be bit-reversed and
inverted before being written back to this register.
R/W
0h
RESET
Offset
28h
Bits
Description
Type
Default
Reset
Event
31:4
Reserved
RES
-
-
3
CRC_DATA_READY
This bit is set to ‘1b’ when the DMA controller is processing the
post-transfer of the CRC data. This bit is cleared to ‘0b’ when the
post-transfer completes.
R0h
RESET
2
CRC_DATA_DONE
This bit is set to ‘1b’ when the DMA controller has completed the
post-transfer of the CRC data. This bit is cleared to ‘0b’ when the a
new DMA transfer starts.
R0h
RESET
1
CRC_RUNNING
This bit is set to ‘1b’ when the DMA controller starts the post-trans-
fer transmission of the CRC. It is only set when the post-transfer is
enabled by the CRC_POST_TRANSFER_ENABLE field. This bit is
cleared to ‘0b’ when the post-transfer completes.
R0h
RESET
0
CRC_DONE
This bit is set to ‘1b’ when the CRC calculation has completed from
either normal or forced termination. It is cleared to ‘0b’ when the
DMA controller starts a new transfer on the channel.
R0h
RESET



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com