Electronic Components Datasheet Search
  English  ▼

X  

CEC1712 Datasheet(PDF) 110 Page - Microchip Technology

Part # CEC1712
Description  Cryptographic Embedded Controller
PDF  338 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

CEC1712 Datasheet(HTML) 110 Page - Microchip Technology

Back Button CEC1712 Datasheet HTML 106Page - Microchip Technology CEC1712 Datasheet HTML 107Page - Microchip Technology CEC1712 Datasheet HTML 108Page - Microchip Technology CEC1712 Datasheet HTML 109Page - Microchip Technology CEC1712 Datasheet HTML 110Page - Microchip Technology CEC1712 Datasheet HTML 111Page - Microchip Technology CEC1712 Datasheet HTML 112Page - Microchip Technology CEC1712 Datasheet HTML 113Page - Microchip Technology CEC1712 Datasheet HTML 114Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 110 / 338 page
background image
CEC1712
DS00003416C-page 110
 2020-2021 Microchip Technology Inc.
8.8.1
AGGREGATED INTERRUPTS
All interrupts are routed to the ARM processor through the ARM Nested Vectored Interrupt Controller (NVIC). As shown
in Figure 8-2, "Interrupt Structure", all interrupt sources are aggregated into the GIRQx Source registers. In many cases,
the Result bit for an individual interrupt source is tied directly to the NVIC. These interrupts are shown in the “Direct
NVIC” column in the Interrupt Bit Assignments table. In addition, all GIRQx can also generate an interrupt to the NVIC
when any of the enabled interrupts in its group is asserted. The NVIC vectors for the aggregated GIRQ interrupts are
shown tin the “Agg NVIC” column.
Firmware should not enable the group GIRQ NVIC interrupt at the same time individual direct interrupts for members of
the group are enabled. If both are enabled, the processor will receive two interrupts for an event, one from the GIRQ
and one from the direct interrupt.
FIGURE 8-2:
INTERRUPT STRUCTURE
Note:
The four Soft Interrupts that are defined by the RTOS Timer do not have individual NVIC vectors. If the use
of the SWI interrupts is required, then all interrupts in the GIRQ must disable the individual NVIC vectors.
Note:
These four Soft Interrupts are only available in aggregate mode
SOURCE0
ENABLE0
Int source
Int enable
SOURCE1
SOURCEn
..
.
ENABLE1
ENABLEn
..
.
..
.
..
.
..
.
Interrupt
from block
NVIC
Inputs for
blocks
GIRQx
Block Enable
NVIC
Input for
GIRQx
Bit x
..
.
Interrupt
from block
Interrupt
from block
NVIC_EN
result
To Wake
Interface
..
.
..
.
Asynchronous Interrupt from
blocks w/ Wake Capability
..
.
..
.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com