Electronic Components Datasheet Search
  English  ▼

X  

ADS5295IPFP Datasheet(PDF) 76 Page - Texas Instruments

Part # ADS5295IPFP
Description  12-Bit, 100-MSPS, 8-Channel Analog-to-Digital Converter
PDF  93 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

ADS5295IPFP Datasheet(HTML) 76 Page - Texas Instruments

Back Button ADS5295IPFP Datasheet HTML 72Page - Texas Instruments ADS5295IPFP Datasheet HTML 73Page - Texas Instruments ADS5295IPFP Datasheet HTML 74Page - Texas Instruments ADS5295IPFP Datasheet HTML 75Page - Texas Instruments ADS5295IPFP Datasheet HTML 76Page - Texas Instruments ADS5295IPFP Datasheet HTML 77Page - Texas Instruments ADS5295IPFP Datasheet HTML 78Page - Texas Instruments ADS5295IPFP Datasheet HTML 79Page - Texas Instruments ADS5295IPFP Datasheet HTML 80Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 93 page
background image
Frame Clock
(ADCLK Frequency = 1x fS)
Input Clock
(CLK Frequency = fS)
Sample N+1
D9
(D0)
D8
(D1)
D7
(D2)
D6
(D3)
D5
(D4)
D4
(D5)
D3
(D6)
D2
(D7)
D1
(D8)
D0
(D9)
D9
(D0)
D8
(D1)
D7
(D2)
Bit Clock
(LCLK Frequency = 5x fS)
Output Data
(1)
(OUTA Data rate = 10x fS)
Sample N
Frame Clock
(ADCLK Frequency = 1x fS)
Input Clock
(CLK Frequency = fS)
Sample N+1
D11
(D0)
D10
(D1)
D9
(D2)
D8
(D3)
D7
(D4)
D6
(D5)
D5
(D6)
D4
(D7)
D3
(D8)
D2
(D9)
D1
(D10)
D0
(D11)
D11
(D0)
D10
(D1)
Bit Clock
(LCLK Frequency = 6x fS)
Output Data
(1)
(OUTA Data rate = 12x fS)
Sample N
ADS5295
SBAS595 – DECEMBER 2012
www.ti.com
One-Wire, 12x Serialization with DDR Bit Clock and 1x Frame Clock
The 12-bit ADC data are serialized and output over one LVDS pair per channel along with a 6x bit clock and a 1x
frame clock, as shown in Figure 67. The output data rate is a 12x sample rate; therefore, it is suited for low
sample rates.
(1) The upper data bit is the MSB-first mode data bit and the lower data bit is the LSB-first mode data bit.
Figure 67. LVDS Output Interface Timing Diagram (One-Wire, 12x Serialization)
One-Wire, 10x Serialization with DDR Bit Clock and 1x Frame Clock
The 10 upper bits of the 12-bit ADC data are serialized and output over one LVDS pair per channel along with a
5x bit clock and a 1x frame clock, as shown in Figure 68. The output data rate is a 10x sample rate; therefore, it
is suited for low sample rates, typically up to 65 MSPS.
(1) The upper data bit is the MSB-first mode data bit and the lower data bit is the LSB-first mode data bit.
Figure 68. LVDS Output Interface Timing Diagram (One-Wire, 10x Serialization)
76
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Links: ADS5295



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com