| Electronic Components Datasheet Search |
|
ADS5295IPFP Datasheet(PDF) 9 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
ADS5295IPFP Datasheet(HTML) 9 Page - Texas Instruments |
|
9 / 93 page ![]() Input Clock Frequency = fS LCLKP LCLKN Output Data Rate = 12x fS Input Signal Sample N tA CLKN CLKP D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D11 D10 D9 D8 D7 D6 D5 D4 ADCLKN ADCLKP Bit Clock Frequency = 6x fS Frame Clock Frequency = 1x fS OUTP OUTN Sample N-1 Sample N Latency = 12 Clocks Sample N + 12 Sample N + 11 Sample N + 13 tPDI D1 D0 D3 D2 D11 D10 D9 D8 OUTP OUTN GND Logic 0 V = 350 mV - ODL (1) Logic 1 V = +350 mV ODH (1) V OCM ADS5295 www.ti.com SBAS595 – DECEMBER 2012 PARAMETRIC MEASUREMENT INFORMATION LATENCY TIMING Figure 1 shows a timing diagram of the LVDS output voltage levels. (1) With an external 100- Ω termination. Figure 1. LVDS Output Voltage Levels Figure 2 shows a latency timing diagram. Figure 2. Latency Timing Diagram LVDS OUTPUT TIMING Figure 3 shows the output timing described in the Timing Requirements table. Copyright © 2012, Texas Instruments Incorporated Submit Documentation Feedback 9 Product Folder Links: ADS5295 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |