LAN9313 datasheet(122/398 Pages) SMSC

122 / 398 page

Three Port 10/100 Managed Ethernet Switch with MII

Datasheet

Revision 1.2 (04-08-08)

122

SMSC LAN9313/LAN9313i

DATASHEET

LAN9313/LAN9313i, the master may either send data bytes to be written, or it may send another start

condition (to start the reading of data), or a stop condition. The latter two will terminate the current

write (without writing any data), but will have the affect of setting the internal register address which

will be used for subsequent reads.

If the read/write indication in the control byte is a 1 (indicating a read), the LAN9313/LAN9313i will

start sending data following the control byte acknowledgement.

Note:

All registers are accessed as DWORDs. Appending two 0 bits to the address field will form the

(little endian).

8.5.2

I2C Slave Read Sequence

Following the device addressing, as detailed in Section 8.5.1, a register is read from the

LAN9313/LAN9313i when the master sends a start condition and control byte with the R/~W bit set.

Assuming the slave address in the control byte matches the LAN9313/LAN9313i address, the control

byte is acknowledged by the LAN9313/LAN9313i. Otherwise, the entire sequence is ignored until the

next start condition. Following the acknowledge, the LAN9313/LAN9313i sends 4 bytes of data. The

first 3 bytes are acknowledged by the master and on the fourth, the master sends a no-acknowledge

followed by the stop condition. The no-acknowledge informs the LAN9313/LAN9313i not to send the

next 4 bytes (as it would in the case of a multiple read). The internal register address is unchanged

following the single read.

Multiple reads are performed when the master sends an acknowledge on the fourth byte. The internal

address is incremented and the next register is shifted out. Once the internal address reaches its

maximum, it rolls over to 0. The multiple read is concluded when the master sends a no-acknowledge

followed by a stop condition. The no-acknowledge informs the LAN9313/LAN9313i not to send the next

4 bytes. The internal register address in incremented for each read including the final.

For both single and multiple reads, in the case that the master sends a no-acknowledge on any of the

first three bytes of the register, the LAN9313/LAN9313i will stop sending subsequent bytes. If the

master sends an unexpected start or stop condition, the LAN9313/LAN9313i will stop sending

immediately and will respond to the next sequence as needed.

Since data is read serially, register values are latched (registered) at the beginning of each 32-bit read

to prevent the host from reading an intermediate value. The latching occurs multiple times in a multiple

read sequence. In addition, any register that is affected by a read operation (e.g. a clear on read bit)

is not cleared until after all 32-bits are output. In the event that 32-bits are not read (master sends a

no-acknowledge on one of the first three bytes or a start or stop condition occurs unexpectedly), the

read is considered invalid and the register is not affected. Multiple registers may be cleared in a

multiple read cycle, each one being cleared as it is read. I2C reads from unused register addresses

return all zeros.

Figure 8.3 I2C Slave Addressing

R/~W

Control Byte

Address Byte

Start or

Stop or

Data [31]

LAN9313 Datasheet(PDF) 122 Page - SMSC Corporation

LAN9313 Datasheet(HTML) 122 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL