HD6433644R datasheet(128/549 Pages) RENESAS

128 / 549 page

Section 6 ROM

Rev. 6.00 Sep 12, 2006 page 108 of 526

REJ09B0326-0600

Table 6.4

AC Characteristics

(Conditions: VCC = 6.0 V ±0.25 V, VPP = 12.5 V ±0.3 V, Ta = 25°C ±5°C)

Item

Symbol

Min

Typ

Max

Unit

Test Condition

Address setup time

tAS



µs

Figure 6.4*

OE setup time

tOES



µs

Data setup time

tDS



µs

Address hold time

tAH



µs

Data hold time

tDH



µs

Data output disable time

tDF*



130

VPP setup time

tVPS



µs

Programming pulse width

tPW

0.95

1.0

1.05

CE pulse width for overwrite

programming

tOPW*

2.85



78.7

VCC setup time

tVCS



µs

Data output delay time

tOE



500

Notes: 1. Input pulse level: 0.8 V to 2.2 V

Input rise time/fall time ≤ 20 ns

Timing reference levels: Input:

1.0 V, 2.0 V

Output: 0.8 V, 2.0 V

2. tDF is defined at the point at which the output is floating and the output level cannot be

read.

3. tOPW is defined by the value given in figure 6.3, High-Speed, High-Reliability

Programming Flow Chart.

HD6433644R Datasheet(PDF) 128 Page - Renesas Technology Corp

HD6433644R Datasheet(HTML) 128 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL