Electronic Components Datasheet Search
  English  ▼

X  

R8C/15 Datasheet(PDF) 160 Page - Renesas Technology Corp

Part # R8C/15
Description  16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / R8C/Tiny SERIES
PDF  277 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R8C/15 Datasheet(HTML) 160 Page - Renesas Technology Corp

Back Button R8C/15 Datasheet HTML 156Page - Renesas Technology Corp R8C/15 Datasheet HTML 157Page - Renesas Technology Corp R8C/15 Datasheet HTML 158Page - Renesas Technology Corp R8C/15 Datasheet HTML 159Page - Renesas Technology Corp R8C/15 Datasheet HTML 160Page - Renesas Technology Corp R8C/15 Datasheet HTML 161Page - Renesas Technology Corp R8C/15 Datasheet HTML 162Page - Renesas Technology Corp R8C/15 Datasheet HTML 163Page - Renesas Technology Corp R8C/15 Datasheet HTML 164Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 160 / 277 page
background image
R8C/14 Group, R8C/15 Group
15. Clock Synchronous Serial I/O with Chip Select (SSU)
Rev.2.10
Jan 19, 2006
Page 148 of 253
REJ09B0164-0210
Figure 15.8
SSTDR and SSRDR Register
SS Transmit Data Register
(2)
Symbol
Address
After Reset
SSTDR
00BEh
FFh
RW
NOTES :
1.
2.
When setting to the slave device, do not transmit continuously.
Refer to 20.6.1 Access Registers Associated w ith SSU for accessing registers associated w ith SSU.
RW
Function
Store the transmit data.
The stored transmit data is transferred to the SSTRSR register and the transmit is started
w hen detecting the SSTRSR register is empty.
When the next transmit data is w ritten to the SSTDR register during the data transmit from the
SSTRSR register, the data can be transmitted continuously.(1)
When the MLS bit in the SSMR register is set to “1” (transfer data w ith LSB-first), the data in
w hich MSB and LSB are reversed can be read, after w riting to the SSTDR register.
b0
b7 b6 b5 b4 b3 b2 b1
SS Receive Data Register
(2)
Symbol
Address
After Reset
SSRDR
00BFh
FFh
RW
NOTES :
1.
2. Refer to 20.6.1 Access Registers Associated w ith SSU for accessing registers associated w ith SSU.
b7 b6 b5 b4 b3 b2 b1 b0
The SSRDR register maintains the receive data before the overrun error occurs w hen the ORER bit in the SSSR
register is set to “1” (overrun error occurs). When an overrun error occurs, the receive data may contain errors and
therefore, should be discarded.
Store the receive data.(1)
The receive data is transferred to the SSRDR register and the receive operation is completed
w hen receiving 1-byte data to the SSTRSR register. At this time, the follow ing receive is
possible. The continuous receive is possible by the SSTRSR and SSRDR registers.
RO
Function



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com