Electronic Components Datasheet Search
  English  ▼

X  

7480 Datasheet(PDF) 67 Page - Renesas Technology Corp

Part # 7480
Description  8-BIT SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 7470 SERIES
PDF  337 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7480 Datasheet(HTML) 67 Page - Renesas Technology Corp

Back Button 7480 Datasheet HTML 63Page - Renesas Technology Corp 7480 Datasheet HTML 64Page - Renesas Technology Corp 7480 Datasheet HTML 65Page - Renesas Technology Corp 7480 Datasheet HTML 66Page - Renesas Technology Corp 7480 Datasheet HTML 67Page - Renesas Technology Corp 7480 Datasheet HTML 68Page - Renesas Technology Corp 7480 Datasheet HTML 69Page - Renesas Technology Corp 7480 Datasheet HTML 70Page - Renesas Technology Corp 7480 Datasheet HTML 71Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 337 page
background image
7480 Group and 7481 Group User's Manual
1-50
HARDWARE
1.11 Interrupts
Figure 1.11.8 shows an operation when an interrupt request is accepted.
Figure 1.11.8 Operation When Interrupt Request is Accepted
Stack area
PCL
PCH
S
PS
b0
b7
Interrupt disable flag
Break flag
Note
M(S)
←(PCH)
(S)
←(S)–1
(S)
←(S)–1
M(S)
←(PS)
M(S)
←(PCL)
(S)
←(S)+1
(PCL)
←M(S)
(PS)
←M(S)
(S)
←(S)+1
(S)
←(S)–1
(PCH)
←M(S)
(S)
←(S)+1
Routine being executed
RTI instruction execution
Interrupt service
routine
Contents of program counter
are pushed onto stack
Processing at accepting interrupt
Note: In the case of the BRK instruction interrupt, b4 of PS is set to ‘1’.
Interrupt disable flag ‘0’
→‘1’
Fetch the jump address stored
into vector address
Contents of processor status
register are pulled from stack
Contents of program counter
are pulled from stack
1
Interrupt
request is
generated
3
2
Stack area
PCL
PCH
S
PS
(S)=XXS
Immediately after interrupt
request is accepted
XXS
XXPCH
XXPCL
1
b0
b7
Interrupt disable flag
Break flag
Immediately after system returns
from interrupt service routine
3
XXS
Immediately before interrupt
service routine is executed
Jump address
(from vector address)
XXPCH
XXPCL
XXS–3
(S)=XXS–3
2
(PCL)
(PCH)
(PS)
: Operation performed by software
: Operation automatically performed by hardware
Contents of processor status
register are pushed onto stack
• • • • • •
• • • • • •
Note
0
1
Note
0
Stack area
PCL
PCH
S
PS
(S)=XXS
XXS
XXPCH
XXPCL
b0
b7
Interrupt disable flag
Break flag
Note
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com