Electronic Components Datasheet Search
  English  ▼

X  

7480 Datasheet(PDF) 89 Page - Renesas Technology Corp

Part # 7480
Description  8-BIT SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 7470 SERIES
PDF  337 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7480 Datasheet(HTML) 89 Page - Renesas Technology Corp

Back Button 7480 Datasheet HTML 85Page - Renesas Technology Corp 7480 Datasheet HTML 86Page - Renesas Technology Corp 7480 Datasheet HTML 87Page - Renesas Technology Corp 7480 Datasheet HTML 88Page - Renesas Technology Corp 7480 Datasheet HTML 89Page - Renesas Technology Corp 7480 Datasheet HTML 90Page - Renesas Technology Corp 7480 Datasheet HTML 91Page - Renesas Technology Corp 7480 Datasheet HTML 92Page - Renesas Technology Corp 7480 Datasheet HTML 93Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 337 page
background image
1-72
1.12 Timer X and Timer Y
HARDWARE
7480 Group and 7481 Group User's Manual
(2)
Setting of Pulse Output Mode
Figures 1.12.12 and 1.12.13 show the setting of the pulse output mode.
Figure 1.12.12 Setting of Pulse Output Mode (1)
Timer X count stop (when timer X is used)
Timer Y count stop (when timer Y is used)
Procedure 1 Stop of timer count
Timer XY control register (TXYCON) [Address 00F816]
b7
b0
11
Pulse output mode
Timer X write control
0: Writing to latch and timer simultaneously
1: Writing to only latch
Procedure 3 Setting timer mode register
Timer X mode register (TXM) [Address 00F616]
b7
b0
• when timer X is used
Timer X count source selection
00: f(XIN)/2
01: f(XIN)/8
10: f(XIN)/16
11: Not available
1
Pulse output mode
Timer Y write control
0: Writing to latch and timer simultaneously
1: Writing to only latch
Timer Y mode register (TYM) [Address 00F716]
b7
b0
• when timer Y is used
Timer Y count source selection
00: f(XIN)/2
01: f(XIN)/8
10: f(XIN)/16
11: Not available
1
0
0
0
0
b2
b3
: ‘Not implemented’.
Port P40 output mode (when timer X is used)
Port P41 output mode (when timer Y is used)
Port P4 direction register (P4D) [Address 00C916]
b7
b0
Procedure 2 Setting CNTR pin output
1. Setting port pin which has the alternative function of CNTR pin to output mode (Note 1)
CNTR0 edge polarity selection (when timer X is used)
CNTR1 edge polarity selection (when timer Y is used)
0: When setting operation mode, HIGH level output from CNTR pin is started.
1: When setting operation mode, LOW level output from CNTR pin is started.
Edge polarity selection register (EG) [Address 00D416]
b7
b0
2. Setting edge polarity selection register
1
(Note 2)
1
Notes 1: Pay attention to the output level of CNTR pin.
2: In the 7480 Group, these bits are not implemented.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com