TMS370 datasheet(13/73 Pages) TI

13 / 73 page

TMS370Cx6x

8-BIT MICROCONTROLLER

SPNS033C – SEPTEMBER 1995 – REVISED FEBRUARY 1997

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251–1443

RAM / register file (RF)

Locations within RAM address space can serve as either register file or general-purpose read/write memory,

program memory, or stack instructions. The TMS370Cx67 and TMS370Cx68 devices contain 1K bytes of

internal RAM, mapped beginning at location 0000h and continuing through location 03FFh, which is shown in

Table 5 along with ’x69 devices.

Table 5. RAM Memory Map

‘x67 and ‘x68

‘x69

RAM Size

1K Bytes

3.5K Bytes

Memory Mapped

0000h – 03FFh

0000h – 0DFFh

The first 256 bytes of RAM (0000h – 00FFh) are register files, R0 through R255 (see Figure 1). The first two

registers, R0 and R1, are also called register A and B, respectively. Some instructions implicitly use register A

or B; for example, the instruction LDSP (load SP) assumes that the value to be loaded into the stack pointer

is contained in register B. Registers A and B are the only registers cleared on reset.

peripheral file (PF)

The TMS370Cx6x control registers contain all the registers necessary to operate the system and peripheral

modules on the device. The instruction set includes some instructions that access the PF directly. These

instructions designate the register by the number of the PF relative to 1000h, preceded by P0 for a hexadecimal

designator or by P for a decimal designator. For example, the system control register 0 (SCCR0) is located at

address 1010h; its peripheral file hexadecimal designator is P010, and its decimal designator is P16. Table 6

lists the TMS370Cx6x peripheral files.

Table 6. TMS370Cx6x Peripheral File Address Map

ADDRESS RANGE

PERIPHERAL FILE

DESIGNATOR

DESCRIPTION

1000h – 100Fh

P000 – P00F

Reserved for factory test

1010h – 101Fh

P010 – P01F

System and EEPROM/EPROM control registers

1020h – 102Fh

P020 – P02F

Digital I/O port control registers

1030h – 103Fh

P030 – P03F

Serial peripheral interface registers

1040h – 104Fh

P040 – P04F

Timer 1 registers

1050h – 105Fh

P050 – P05F

Serial communication interface 1 registers

1060h – 106Fh

P060 – P06F

Timer 2A registers

1070h – 107Fh

P070 – P07F

Analog-to-digital converter 1 registers

1080h – 108Fh

P080 – P08F

Timer 2B registers

1090h – 10BFh

P090 – P0BF

Reserved

10C0h – 10FFh

P0C0 – P0FF

External peripheral control

data EEPROM

The TMS370Cx6x devices contain 256 bytes of data EEPROM, and the memory is mapped beginning at

location 1F00h and continuing through location 1FFFh.

Writing to the data EEPROM module is controlled by the data-EEPROM control register (DEECTL) and the

write-protection register (WPR). Programming algorithm examples are available in the

TMS370 Family User’s

Guide (literature number SPNU127) or the TMS370 Data Manual (SPNS014B). The data EEPROM features

include the following:

D Programming:

–

Bit, byte, and block write/erase modes

TMS370 Datasheet(PDF) 13 Page - Texas Instruments

TMS370 Datasheet(HTML) 13 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

Datasheet Download

Link URL