Electronic Components Datasheet Search
  English  ▼

X  

DS1876 Datasheet(PDF) 47 Page - Maxim Integrated Products

Part # DS1876
Description  SFP Controller with Dual LDD Interface
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

DS1876 Datasheet(HTML) 47 Page - Maxim Integrated Products

Back Button DS1876 Datasheet HTML 43Page - Maxim Integrated Products DS1876 Datasheet HTML 44Page - Maxim Integrated Products DS1876 Datasheet HTML 45Page - Maxim Integrated Products DS1876 Datasheet HTML 46Page - Maxim Integrated Products DS1876 Datasheet HTML 47Page - Maxim Integrated Products DS1876 Datasheet HTML 48Page - Maxim Integrated Products DS1876 Datasheet HTML 49Page - Maxim Integrated Products DS1876 Datasheet HTML 50Page - Maxim Integrated Products DS1876 Datasheet HTML 51Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 69 page
background image
______________________________________________________________________________________ 47
SFP Controller with Dual LDD Interface
Table 02h, Register 88h: CNFGA
FACTORY DEFAULT
C0h
READ ACCESS
PW2 or (PW1 and RWTBL2) or (PW1 and RTBL2)
WRITE ACCESS
PW2 or (PW1 and RWTBL2)
A2h AND B2h MEMORY
Common A2h and B2h memory location
MEMORY TYPE
Nonvolatile (SEE)
88h
QTHEXT2
QTHEXT1
RESERVED
ASEL
MASK
INVRSOUT
INVTXFOUT2
INVTXFOUT1
BIT 7
BIT 0
BIT 7
QTHEXT2: QT high extension for transmitter 2.
0 = Disabled. TXP HI and HBIAS QT alarms of transmitter 2 immediately create FETG.
1 = (default) Enabled. TXP HI and HBIAS QT alarms of transmitter 2 do not create FETG until the
timeout of the TXDEXT time interval.
BIT 6
QTHEXT1: QT high extension for transmitter 1.
0 = Disabled. TXP HI and HBIAS QT alarms of transmitter 1 immediately create FETG.
1 = (default) Enabled. TXP HI and HBIAS QT alarms of transmitter 1 do not create FETG until the
timeout of the TXDEXT time interval.
BIT 5
RESERVED
BIT 4
ASEL: Address select.
0 = (default) Device address is A2h for transmitter 1 and B2h for transmitter 2.
1 = The DEVICE ADDRESS register (Table 02h, Register 8Bh) is used to determine the main device
address.
BIT 3
MASK:
0 = (default) Alarm-enable row exists at Table 01h, Registers F8h–FFh. Table 05h, Registers F8h–
FFh are empty.
1 = Alarm-enable row exists at Table 05h, Registers F8h–FFh. Table 01h, Registers F8h–FFh are
empty.
BIT 2
INVRSOUT: Allow for inversion of the RSELOUT pin (see Figure 10).
0 = (default) RSELOUT is not inverted.
1 = RSELOUT is inverted.
BIT 1
INVTXFOUT2: Allow for inversion of signal driven by the TXF2 input pin.
0 = (default) TXF2 signal is not inverted.
1 = TXF2 signal is inverted.
BIT 0
INVTXFOUT1: Allow for inversion of signal driven by the TXF1 input pin.
0 = (default) TXF1 signal is not inverted.
1 = TXF1 signal is inverted.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com